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 Abstract 
This Master Thesis presents in detail state-of-the-art circuit techniques for 
compact, fully tunable, low-power design of uncooled, fast IR digital Read-Out 
Integrated Circuits in CMOS technologies. Following this general premises, the work 
embraces and significantly extends the research started with the Final Career Project 
“Tècniques de disseny CMOS per a sistemes de visió híbrids de pla focal modular” 
obtaining specific results in three different areas: 
 
Research on the optimum FPA architecture is achieved from the functional to 
the physical construction approach. As a result, two main focal plane construction 
processes are presented: a compact, monolithic proposal and a modular, hybrid 
innovative solution based on in-house CNM multi-chip technologies. Functional 
simulation is also performed in order to evaluate a general ROIC system design 
strategy. 
 
A complete set of CMOS basic building blocks are proposed for self-biasing, 
built-in capacitance and dark current compensation, A/D conversion and a truly digital 
I/O interface, all at pixel level. Furthermore, full FPN cancellation is supplied by the 
tuning of both the individual offset and gain of each DPS, either by auto-calibration or 
external programming, during read-out at no speed costs. 
 
Finally, a real industrial application is presented as the main demonstrator of all 
the proposed basic building blocks. In this sense, three circuit implementations for IR 
PbSe sensors and the related monolithic, hybrid ROIC modules have been integrated in 
standard 0.35μm 2-polySi 4-metal CMOS technology. Electrical and preliminary optical 
characterization of the up-to-date existing design libraries exhibits not only very low-
power operation (sub-μW), high flexibility through digital programmability and high 
crosstalk immunity, but fine sensitivity and fast response to incident radiation.  
 
 
 
 
 
Resum 
La present tesi de màster detalla novedoses tècniques circuitals per al disseny de 
circuits integrats digitals CMOS de lectura compactes, de baixa potència i 
completament programables, destinats a aplicacions d’IR d’alta velocitat operant a 
temperatura ambient. En aquest sentit, el treball recull i amplia notablement la recerca 
iniciada en el Projecte Final de Carrera “Tècniques de disseny CMOS per a sistemes de 
visió híbrids de pla focal modular” obtenint resultats específics en tres diferents àrees: 
 
Es procedeix a la recerca de l’arquitectura òptima d’FPA, tant des del punt de 
vista funcional com des del de construcció física, resultant-ne dos processos diferents de 
fabricació del pla focal: una proposta compacte-monolítica i una altra modular-híbrida 
basada en tecnologies multixip desenvolupades recentment al CNM. 
Complementàriament, l’ús de simulacions funcionals permet avaluar l’estratègia general 
de disseny del sistema ROIC. 
 
Es mostra un conjunt complet de blocs bàsics d’autopolarització, compensació 
de la capacitat d’entrada i del corrent d’obscuritat, conversió A/D i interfície d’E/S 
exclusivament digital. A més, es proporciona un mecanisme de compensació de l’FPN 
mitjançant l’ajust individual de l’offset i el guany en cadascun dels DPS, usant 
autocalibració o programació externa, durant el cicle de lectura i sense cap cost de 
velocitat. 
 
Finalment, es presenta una aplicació industrial real com a demostrador principal 
de tots els blocs bàsics estructurals proposats anteriorment. Amb aquest objectiu s’han 
integrat tres versions diferents de píxel per sensors PbSe d’IR, fabricant-se mòduls 
ROIC monolítics i híbrids en tecnologia CMOS estàndard 0.35μm 2-PoliSi 4-metall. La 
caracterització elèctrica i òptica-preliminar de les actuals llibreries de disseny mostra un 
molt baix consum (inferior al μW), una elevada flexibilitat d’ús gràcies a la 
programabilitat digital i una forta immunitat als acoblaments interpíxel, a més d’una 
bona sensibilitat i una ràpida resposta a la radiació incident. 
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Chapter 1     
 Introduction 
This chapter is devoted to introduce the reader into the project context. In this 
general sense, motivations for CMOS implementations of low-power and fast imagers 
are explained.  Moreover, industrial applications of these systems are presented, 
leading to high-density, high-flexibility, low-cost architecture requirements with a 
strong influence on the design. Hence, the final goal of this work is defined as the 
research on novel system and circuit techniques, focused on actual necessities, which 
should exploit the capabilities of CMOS technology for the design of uncooled infrared 
fast imagers. 
 
1.1. Motivation 
In recent years, the imagers market has experimented an emerging demand of 
low-cost integrated systems, which are in constant evolution in terms of resolution and 
scanning velocity. These specifications lead to the use of focal plane array (FPA) 
architectures as depicted in Figure 1.1. In this scenario, a matrix of optical sensors are 
monolithically or hybridly joined to an equivalent array of CMOS circuits (read-out 
integrated circuit, ROIC) [HSI97] for the parallel reading of each individual pixel 
(active pixel sensor, APS).  
 
Imagers’ research is currently focused on increasing the focal plane resolution, 
by means of either reducing pixel sensor and read-out area, or physically increasing 
FPA matrix size. The first strategy requires progressive scaling of integration 
technologies, especially in CMOS ROIC circuits, reduction of the APS power 
consumption and optical refinements of the complete system. The second strategy is 
applied either through a great fabrication performance of the ROIC, in case of 
monolithic implementations, or the use of new experimental, modular, hybrid 
technologies, as explained in Chapter  4.1.   
 
In general, CMOS implementations are preferred due to the following 
advantages: 
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? Low cost technology, if last generation sub-micron CMOS processes are not 
required. This is the case of the circuit techniques presented in this work, 
which can be manufactured in small series of full-custom ASIC designs at an 
affordable cost by using advanced, but mature technology. 
 
? Full compatibility with mixed A/D design integration under the same 
Silicon substrate. 
 
? Monolithic µSystems can be implemented, increasing the performance and 
reducing the total package cost. 
 
? Large scalability, leading the industry sector of compact devices.  
 
 
 
Figure 1.1 General concept of an uncooled CMOS imager 
 
This project is referred to non-visible spectrum applications, is particular to mid-
wavelength infrared (MWIR) systems. Infrared vision systems are commonly used for 
key applications like automotive, medical, scientific and strategic equipments. In this 
sense, the pixel-by-pixel combination of PbSe detectors and CMOS read-out circuits are 
a promising technology for uncooled and fast (i.e. real time video) IR imagers, like 
[VER07]. In this case, the non-Silicon detector FPA layer is attached to the ROIC 
CMOS circuitry either through technology post-processing or by bump bonding.  
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Compared to fully integrated Silicon sensors, these transducers exhibit higher 
dark-to-signal current ratios (e.g. sensors operating at room Temperature) and a larger 
parasitic capacitance, due to the device geometry, a likely hybrid interconnection and 
the CMOS circuit itself. These two specific characteristics are added to other common 
video APS design specifications (reduced integration time, A/D conversion, crosstalk 
reduction, detector compatibility …), resulting in the final characteristics that define the 
work. 
 
1.2. Objectives    
This Master Thesis, “Low-Power CMOS Circuit Design for Fast Infrared 
Imagers”, is based on the microelectronics research work done at the Institut de 
Microelectrònica de Barcelona (IMB) site of the Centre Nacional de Microelectrònica 
(CNM), belonging to the Consejo Superior de Investigaciones científicas (CSIC), and it 
extends the PFC study previously presented in “Tècniques de disseny CMOS per a 
sistemes de visió híbrids de pla focal modular” [PFC05]. The aim is to develop novel, 
scalable, low-area, low-power system and CMOS circuit techniques for the design of 
uncooled infrared fast imagers. Such imagers are addressed to industrial, real-time 
applications, operating at room temperature, and will be implemented by both 
monolithic and hybrid technologies. Moreover, the mentioned techniques will exploit 
the capabilities of standard, moderate scale, CMOS technology in order to create ROIC 
modules that will integrate and digitally convert the effective signal (i.e. current) 
provided by a FPA of PbSe sensors that will be explained in  Chapter 2. 
 
The main tasks of this work cover from sensor physics to system architecture, 
focusing on CMOS circuit design: 
 
? Analysis and modeling of the IR sensor. 
 
? Vision module specification. 
 
? High level optimal architecture study for the FPA. 
 
? Full-custom digital pixel sensor (DPS) CMOS circuit design. 
 
? Experimental characterization of the resulting DPS cells. 
 
? Industrial ROIC module construction for both monolithic (i.e. detector 
attachment by direct deposition) and hybrid (i.e. by bump bonding) system 
implementations. 
 
This document is conceived as a self-contained project report where not only the 
latest results, but also the entire research process are described. In this sense, the 
referred PFC document [PFC05] already reports some general development of the 
ROIC architecture and a preliminary DPS design for feasibility purposes only. In 
contrast, this work strongly extends the know-how introducing important design 
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contributions in the DPS and in the ROIC array integration scheme using standard 
CMOS technologies. Thus, further research centered on functional block operation, 
transistor-level design and focal plane implementation is described along the text, 
resulting in a two-year design-characterization activity in order to obtain a robust read-
out circuitry for industrial applications. The work presented here is intended to result in 
a future doctoral thesis and will be continued with additional research oriented to further 
DPS scaling and to the final full-system construction and test. 
 
1.3. Structure of the Work 
In order to present the study, analysis, design and results of this Master Thesis, 
the report is structured in the following seven main chapters: 
 
 Chapter 1 - Introduction: An overview of the IR CMOS imagers context of the 
work, its motivation and project objectives. 
 
 Chapter 2 - Technology Background: A detailed description of both the 
infrared detectors theory and the applied detector modeling. The MOSFET 
equations used in this research are also presented in order to provide a handy 
analytical tool for the design.  
 
 Chapter 3 - IR System Design Overview: A general review of the current IR 
FPAs structures and its operational requirements, completed with an 
introduction to the existing read-out topologies and a system design 
methodology proposal.  
 
 Chapter 4 - FPA Architecture: Both monolithic and hybrid FPA construction 
processes are explained in this point. Furthermore, focal plane architectures are 
discussed and a global operation strategy is finally defined. 
 
 Chapter 5 - DPS Design: Novel CMOS circuit techniques devoted to every 
active pixel functional block, from self-biasing to the I/O interface. A set of 
active stages, ready for its integration in full DPS cells. 
 
 Chapter 6 - Industrial Application. Uncooled IR Fast Cameras: 
Implementation of several pixel, matrix size monolithic and hybrid FPAs for 
real customers. Test vehicle design and results.  
 
 Chapter 7 - Conclusions: General knowledge and results derived from master 
thesis research and foreseeing work in this field. 
 
At the end, a list of the publications referred all through the study is presented, 
and the annex section provides the schematics related to the circuits described in 
 Chapter 6.   
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Chapter 2      
 Technology Background 
It is essential in every single design process to acquire fine background 
knowledge of the technologies related to its synthesis. One of the main goals in this 
sense is to find simplified mathematical models in order to manage complex system 
analysis.  This project is not an exception, being indeed a must to study and model its 
two major technologies: the IR PbSe detector and the MOSFET. 
 
2.1. Infrared Detectors 
The infrared term refers to radiation located just above the red end of visible 
spectrum. All objects radiate some energy in the infrared, and the higher the 
temperature of the object, the higher the spectral radiant energy (i.e. emittance) at all 
wavelengths and the shorter the peak wavelength of the emissions. Peak emissions of 
objects at room temperature occur at 10μm, whereas sun has a peak wavelength of 
0.53μm, and emits copious amounts of energy from the ultraviolet to beyond the far IR 
region (Figure 2.1). 
 
Much of the IR emission spectrum is unusable for detection systems because the 
radiation is absorbed by water or carbon dioxide in the atmosphere. There are several 
wavelength bands, however, with good transmission: 
 
Long Wavelength IR (LWIR): This band expands roughly 8-14μm, with 
nearly 100% transmission on the 9-12μm band. LWIR offers excellent visibility of most 
terrestrial objects. 
 
Medium Wavelength IR (MWIR): This wavelength also offers nearly 100% 
transmission for in the spectrum between 3.3-5.0μm, with the added benefit of lower 
ambient, background noise. 
 
Short Wavelength IR (SWIR): A band of high atmospherical transmission and 
peak solar illumination (0.35-2.5μm), yielding detectors with the best clarity and 
resolution of the three bands. Without moonlight or artificial illumination, however, 
SWIR images provide poor or no imagery of objects at 300K. 
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Figure 2.1 Spectral radiant photon emittance of known objects [XEN05] 
 
Since infrared radiation was discovered in 1900, various IR detectors have been 
developed to convert incident radiation, directly or indirectly, into electrical signals. The 
detected energy is translated into imagery, even in the dark, allowing an otherwise 
obscured scene to be seen (Figure 2.3). Hot objects such as people stand out from the 
typically cooler backgrounds regardless of the available visible light, and revealing 
features not apparent under regular visible radiation. People and animals are easily seen 
in total darkness, weaknesses are revealed in structures, components close to failure 
glow brighter and visibility is improved in adverse conditions such as smoke or fog. 
 
There are two fundamental methods of IR detection, each one based on either 
thermal or photon effects. Energy (i.e. thermal) detectors respond to temperature 
changes generated from incident IR radiation through changes in their physical or 
electrical properties. Thermal detectors are low cost and operated at room temperature, 
having a wide spectral response. Since the operation of energy detectors involves a 
change in temperature, they have an inherently slow response and a relatively low 
sensitivity compared to photon detectors. The response time and sensitivity of a thermal 
detector are influenced by the heat capacity of detector structure as well as the optical 
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radiation wavelength. In some applications of these transducers, an optical chopper is 
also needed. 
 
 
Figure 2.2 IR wavelength bands and characteristics [XEN05] 
 
 
Figure 2.3 Human scene night vision using conventional camera (left) and IR camera (right) [XEN05] 
 
In photon detectors, photons are converted directly into free current carriers by 
photoexciting electrons across the energy bandgap of the semiconductor to the 
conduction band. This effect produces a current, voltage or resistance change on the 
transducers. The photoexcitation is caused by the sufficiently short wavelength radiation 
interacting directly with the lattice sites. Therefore, the temperature of the detector must 
be low enough so that the number of carriers thermally excited across the referred 
bandgap is negligible. To maintain a low temperature, a cooling system or a dewar is 
required, which increases the system cost. Generally the sensitivity of photon detectors 
depends on the energy gap of the semiconductor as well as the optical radiation 
 
  
telecom
BCN
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
CHAPTER 2. TECHNOLOGY 
BACKGROUND 
 
 
 
8 Josep Maria Margarit Taulé June 2008 
 
wavelength. The following subSection discuss the most commonly used IR radiation 
sensing structures in arrays, for both energy and photon detectors. 
2.1.1. Thermal Detectors 
Energy detectors contain two elements, an IR energy absorber and a thermal 
transducer. Several examples of these sorts of transducers are presented in the next 
paragraphs. 
 
Thermocouples/Thermopiles 
Thermocouples are formed by joining two similar metals which create a voltage 
at their junction. When a scene is optically focused into a thermocouple, its 
temperatures increases or decreases as the incident IR flux does, generating a voltage 
that can be monitored for detection. For sensitive detection, the thermocouple must be 
thermally insulated from its surroundings, while to obtain a fast response the 
thermocouple must be able to quickly release build up heat. This trade off between 
sensitivity and response time is inherent to all thermal detectors. 
 
Pyroelectric Detectors 
Pyroelectric detectors consist of special dielectric material with spontaneous and 
permanent polarization. In the pyroelectric material, the change of dielectric constant is 
proportional to the temperature dependent spontaneous polarization. When IR radiation 
is incident and absorbed, the resultant heating makes a change in electrical polarization 
which causes charges to flow to the connected external read-out circuit. Since the 
polarization is temperature dependent, a chopper is needed to cut the heat source and 
reset the polarization condition. The ambient operating temperature and the flat spectral 
response make the pyroelectric detector useful in some IR imagers. If this dipole can be 
reversed by the application of an electric field, the material is said to be ferroelectric.  
 
Thermistors/(μ)Bolometers 
In thermistors, the resistance of the material varies with temperature. One 
specific type of thermistor is a bolometer. Unlike photoconductive detectors, the 
resistance change in bolometer detectors is caused directly by the heating produced by 
IR radiation on material, instead of photon-lattice interaction and carrier generation. The 
general structure of bolometer detectors using the micromatching technology (e.g. 
μbolometers) is shown in Figure 2.4(f). The X-Y metals are used as interconnection 
tracks and the transistor switch beneath each pixel enables addressing. The application 
of superconducting materials on bolometer detectors is under development, whereas the 
dramatic resistance change versus temperature in superconducting materials leads to a 
high sensitivity on this kind of transducers. 
 
(μ)Cantilevers 
 (μ)Cantilevers are based on the bimetal effect to measure IR radiation. This 
effect exploits the difference in thermal expansion coefficients of two different bimetals 
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to cause a displacement of a (μ)cantilever which, in combination with a reference plate, 
deflects and alters the equivalent capacitance of the structure. 
 
  
   
  
(g) 
Figure 2.4 Device structure of  (a) PV detector, (c) PC detector, (d) Schottky barrier detector, (e) 
pyroelectric detector, (f) bolometer, (g) QWIP, and (b)  I-V curve of PV detector [HSI97] 
 
2.1.2. Photon Detectors 
Because these detectors do not function by changing temperature, but by directly 
interaction with the light, they respond faster than energy detectors. However, they may 
be cooled to cryogenic temperatures in order to minimize background noise. The 
following are examples of photon detectors. 
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PhotoVoltaic (PV) Detectors 
The structure of a fotovoltaic (PV) detector is based on a P-N junction device as 
shown in Figure 2.4(a). The reflective coating on the bottom of the detector provides the 
double chances (injection and reflection) of photon absorption. Under the IR radiation, 
the potential barrier of the P-N junction leads to the photovoltaic (PV) effect. An 
incident photon with the energy greater than the energy band gap of the junction 
generates e-h pairs and the photocurrent is excited. The resultant I-V curve of the PV 
detector when exposed to IR radiation is similar to a P-N junction device but shifted 
downward as shown in Figure 2.4(b). The amount of the photon excited current is 
denoted by Ip, the photocurrent. Normally, the photovoltaic detector is operated near 
zero biasing condition to obtain a large output shunt resistance without the device 
output treat. This resistance is expressed as R0A (i.e. the shunt resistance normalized to 
the detector area A under zero bias), and is desirable to be high in order to achieve high 
sensitivity and good input injection. The zero biasing condition of PV detectors leads to 
a power consumption near zero, which avoids the heat generation problem. 
 
The thermal and the flicker noise are the major noise sources of the PV detector, 
degrading the performance of the sensor. Ideal performance of a detector is defined as 
the Background-limit-IR-performance (BLIP). All other noises in detectors should be 
kept below the photon noise to achieve the BLIP performance. 
 
PhotoConductive (PC) Detectors 
The mechanism of photoconductive (PC) sensors is to produce the conductance 
change under IR radiation. In PC detectors, the increase of the conductance of 
photoconductive material under an applied constant dielectric field is caused by the free 
carriers generated by the photon energy. The structure of PC detectors is shown in 
Figure 2.4(c). The detector material can be either an intrinsic or an extrinsic 
semiconductor. The spectral response of a semiconductor material can be controlled by 
the doping of the intrinsic semiconductor to make PC detectors applicable in LWIR and 
MWIR radiation. In the case of an intrinsic semiconductor, the incident IR radiation is 
absorbed to generate holes and electrons. In the case of extrinsic semiconductors, the 
photon energy is absorbed by the impurity, and only the major carriers are excited. 
Under the applied constant bias, the resultant current level is proportional to the incident 
photon flux. 
 
In PC detectors, the photoconductive gain is defined as the ratio of carrier 
lifetime to detector transit time, and usually varies from 0.5 to greater than unity. Since 
the current flows under a constant dielectric field, the photoconductive detector 
consumes power and generates heat. This makes it not suitable for large IR array 
applications. Moreover, an additional noise source called generation-recombination 
noise exists in PC detectors besides the thermal and flicker noises. 
 
Photo-Emissive/Schottky-Barrier Detectors 
The structure of this type of sensors with the silicide (PtSi) thin film which can 
be fabricated by using the traditional CMOS process is shown in Figure 2.4(d). The IR 
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radiation photons injected from the backside of the silicon substrate are absorbed in the 
silicide layer. The accumulated charges can be transferred out through a structure like a 
charge-coupled-device (CCD). Due to process compatibility of schottky barrier detector 
with CMOS, it is easy to merge detector arrays with read-out circuits and other circuits 
monolithically. The problems of bonding and hybrid process can be solved in high-
density IR FPA applications. However, low quantum efficiency and slow spectral 
response limit the application of Schottky barrier detectors on the MWIR imagers. 
 
Quantum Well Infrared Photodetector (QWIP) 
The Quantum Well Infrared Photodetector (QWIP) is an infrared detector that 
consists of multiple alternating thin gallium arsenide (GaAs) and aluminum gallium 
arsenide (AlGaAs) layers (Figure 2.4(g)). Carriers are generated by absorption of IR 
light inside quantum wells. Thus, the energy band level (i.e. the wavelength absorption 
band) depends on the well width, whereas the amount of generated photocurrent relies 
mainly on the potential barriers width and the number of wells. 
 
As an overview, the Table 2.1 summarizes the main detector types and materials 
of IR detectors: 
  
Photon Detectors Energy Detectors 
Intrinsic, PV 
- MCT 
Bolometers 
- Vanadium Oxide (V2O5) 
- Si, Ge - Poly-SiGe 
- InGaAs - Poly-Si 
- InSb, InAsSb - Amorph Si 
Intrinsic, PC - MCT Thermopiles - Bi/Sb - PbS, PbSe 
Pyroelectric 
- Lithium Tantalite (LiTa) 
Extrinsic - SiX - Lead Zirconium Titanite (PbZT) 
Photo-emissive - PtSi Ferroelectric - Barium Strontium Titanite (BST) 
QWIP - GaAs/AlGaAs Microcantilever - Bimetals 
Table 2.1 Overview of IR detector types and materials 
 
Many of these IR materials are based on compound semiconductors made of III-
V elements such as indium, gallium, arsenic, antimony, or on the II-VI elements 
mercury, cadmium and telluride, or on the IV-VI elements lead, sulfur and selenide. 
They can be combined into binary compounds such as GaAs, InSb, PbS and PbSe or 
into ternaries such as InGaAs or HgCdTe. 
 
2.1.3. The PbSe Detector 
A novel, low density technology of polycrystalline PbSe [VER07] is used on the 
present work. This technology has been developed for uncooled MWIR FPAs, where 
the PbSe is deposited, processed and sensitized, by specific thermal treatments, on a 
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silicon substrate with two levels of metal separated by a thin dielectric layer of SiO2. 
The use of polycrystalline lead salt PC detectors is proved to result on high 
performance/cost ratios. These ratios are still better than other related uncooled FPA 
technologies, such as the previously described thermal detectors (μbolometers, 
ferroelectrics), overcoming their traditional long response time and low detectivity 
drawbacks, in the photonic field, without neither the use of expensive 
hemispherical/hyperhemispherical lenses nor non-equilibrium-mode detectors. 
 
Chalcogenide salt arrays have, although, two main drawbacks: their high 
dielectric constant, which results in a high diode capacitance, and their high thermal 
expansion coefficients, due to the crystalline character of the material grown, that leads 
to the appearance of significant dark current. The chosen polycrystalline structures take 
advantage of the naturally formed intergrain potential barriers to reduce generation-
recombination effects on the dark current, showing good performance at room 
temperature. Moreover, the new method for processing the presented detector, based on 
a Vapor Phase Deposition (VPD), yields to a manufacturing process optimized and 
adapted to high volume requirements, with a considerable unitary cost reduction. 
 
Contact layout for detector biasing is shown in Figure 2.5; interdigitation is 
maximized through a straight metallic structure, so as to reduce its equivalent internal 
resistance. Such a structure implies notorious capacity between both polarization nodes.  
 
Electrical Modeling 
In order to obtain an estimate value for the referred parasitic capacitance the 
software FastCap is employed. FastCap is a free, electrostatic solver tool optimized for 
conductor-dielectric and dielectric-dielectric surface structures, as seen in Figure 2.6. 
Moreover, an infrared detector model has been developed to obtain a practical and 
flexible circuit, taking into account the main non-idealities of the PbSe sensor. This 
circuit will be used in the design methodology of the ROIC, and will consider not only 
the optical responsivity (Ropt), as a function of the sensor current (Isens) with the incident 
light power (Pin), but also: 
 
Dark current: Even under no illumination conditions, but non-cryogenic 
temperature, the sensor presents a certain value of dark current that can be represented, 
with no thermal drift, as a DC component (Idark) independent from the IR illumination. 
As the measured ratio between the offset and the effective current is relatively high 
(μA/nA), it is strongly desirable to obtain a fine model for this phenomena. 
 
Noise: This stochastic process is present in all physical devices, and must be 
modeled as a thermal, white noise or as a flicker, pink component depending on the 
frequency operation.  
 
Non-lineal output resistance: Even under constant IR radiation, there is Isens 
dependence on the differential voltage applied to the detector (Vsens). This finite 
resistance effect can also behave as a non-lineal device. Thus, a conductance curve 
Isens=g(Vsens) is used. 
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Output capacitance: As its own name suggests, this electric component (Csens) 
characterizes the Isens-Vsens dynamics.  
 
 
 
 
 
 
Figure 2.5 PbSe biasing contacts layout 
 
Common
Pixel
Substrate
 
Figure 2.6 PbSe sensor FastCap analysis example 
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Based on the previous detector parameters, an equivalent circuit is proposed for 
global system simulation. Its key features are: 
 
? Inclusion of all the effects previously related 
 
? SPICE language compatibility 
 
? Easily-configurable detector variables 
 
? Direct tuning based on experimental characterization 
 
The result is shown in Figure 2.7, where Igen is the photogenerated current, Rneq 
is the equivalent noise resistance, fc is the flicker noise corner frequency, g  is the 
normalized output conductance and Cout is the output capacitance. 
 
The suggested model is made of two main subcircuits, referred to the current 
generation (e.g. dark and noise currents) and to the output port (e.g. non-lineal 
resistance and capacitance). Concerning first Section, Rneq is also used for Idark 
generation, creating noise dependence on current biasing. The second part of the circuit 
is composed of an output resistance, as a function of Igen, ensuring no Isens under zero 
Vsens condition. 
 
SPICE implementation of Figure 2.7 is made through the schematic of Figure 
2.8, where each component function can be easily recognized.  
 
The model use also two additional files: 
 
sens_Rneq: R_noise resistance model in which frequency power density (PSD) 
and thermal component (
2
nthI
f
∂
∂ ) and flicker frequency corner, fc, (
2
nfkI
f
∂
∂ ) parameters are 
included: 
 
 
2
2 2
2
2
4 4
1
4
nth
neq n
nfk F dark
F dark n
c
t
I KT KT W
f R R
I K I
L
f WL f
K I Rf
W qU
∂ = =∂
∂ =∂
=
 (2.1) 
 
Where W, L, and Rn are the width, length and square resistivity of the equivalent 
resistance, respectively, whereas Kf is the flicker constant. 
 
sens_Rout: Normalized output conductance ( g ) table. Such a format allows to 
directly including experimental curves. 
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Figure 2.9 and Figure 2.10 depict electrical simulation examples of both PSD 
noise and DC resistance with 1nthI pArms
f Hz
∂ =∂  and 1cf KHz= . 
 
 
 
 
 
 
 
 
Figure 2.7 Equivalent PbSe detector circuit 
 
 
Figure 2.8 Equivalent PbSe detector schematic 
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Figure 2.9 PSD output noise electrical simulation result example 
 
 
 
Figure 2.10 DC output resistance electrical simulation result example 
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2.2. The MOSFET 
Even though conventional modeling of MOSFET transistors is widely known by 
electronic engineers, the present chapter cannot be finished without presenting an 
analytical, simple model for the design synthesis procedure. If the designer has no 
access to a simple set of device equations to operate mathematically with them in a 
friendly way, the analog design becomes a kind of try-and-error procedure between 
hand work and numerical simulation, which is largely time-consuming and does not 
return any optimum circuit topology.  
 
Since the analog topologies researched in this work will operate the MOS 
devices mainly in the subthreshold region, the accuracy and ease-of-use of the EKV 
model [EKV95] suggest there is no better analytical way for the design work here 
presented. Thus, all CMOS circuits presented in the thesis are conceived using this 
model, here presented under the bibliographic interpretation [SER04]. The following 
characteristics convert EKV to a model reference: 
 
? All nodal voltages are referred to the bulk, instead of using classical 
common source structures. In this way, more powerful expressions are 
obtained for non-grounded terminal devices. 
 
? The MOSFET is considered as a bidirectional device, due to its physical 
symmetry. 
 
? A single expression is used, mathematically simple and valid for all regions. 
The asymptotic behavior of this model in each particular region match with 
the range limited equations of classical models. 
 
? All expressions have continuous first derivatives around all the boundaries 
of the different regions of operation, which avoid discontinuity in any small 
signal parameter. 
 
In this sense, all the equations that will be described are based on the 
nomenclature of the MOS device shown in Figure 2.11 where ID is the drain current, 
and VDB, VGB and VSB are the  drain-to-bulk, gate-to-bulk and source-to-bulk voltage, 
respectively. 
 
 
Figure 2.11 Basic nomenclature for NMOS (left) and PMOS (right) 
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2.2.1. Large Signal Equations 
In order to avoid redundant formulation, only NMOS equations will be 
described, and the PMOS case can be directly obtained supposing opposite sign in the 
threshold voltage and the following symmetry: 
   
 ( , , ) ( , , )D GB SB DB D GB SB DBPMOS NMOSI V V V I V V V≡ − − − −  (2.2) 
 
DC Drain Current 
One of the most interesting design circuit equations relates drain current 
dependence on every single transistor nodal voltage. The total current ID can be 
understood as the sum of two opposite components, forward (IDF) which depends on 
(VGB, VSB), and reverse (IDR), which depends on the (VGB,VDB). 
  
 F FP SB P DBD DF DR S
T T
V V V VI I I I
U U
⎡ ⎤⎛ ⎞ ⎛− −= − = − ⎞⎢ ⎥⎜ ⎟ ⎜⎝ ⎠ ⎝ ⎟⎠⎣ ⎦
 (2.3) 
 considering    −= GB TOP V VV n  (2.4) 
 2 2and    2 2= =S T OX WI n U n C ULβ μ T  (2.5) 
 
Where VP is the pinch-off voltage and VTO is the threshold voltage, while IS, n, β 
and Ut are the specific current,  the subthreshold slope, the current factor for a specific 
W/L ratio and the thermal potential (25 mV at room temperature). 
 
F must be a continuous function, valid for all MOS operating regions. In this 
sense, EKV suggests the following expression: 
 
 ( )2 22 si
si
          0
y F( ) ln 1
     0
2
x
x
e x
x e x x
⎧⎪= = + = ⎨⎛ ⎞⎪⎜ ⎟⎝ ⎠⎩


 (2.6) 
 
Thus, the drain current can be now expressed as: 
 
 2 22 2ln 1 ln 1
GB TO SB GB TO DB
t
V V nV V V nV
nU nU
D SI I e e
− − − −⎡ ⎤⎛ ⎞ ⎛⎢ ⎥⎜ ⎟ ⎜= + − +⎜ ⎟ ⎜⎢ ⎥⎝ ⎠ ⎝⎣ ⎦
t
⎞⎟⎟⎠
 (2.7) 
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Approximate expressions for each single region can be obtained if expression 
(2.6) is applied. Table 2.2 contains ID expressions for all known transistor operation 
regions: weak, moderate and strong inversion, with both components contribution 
(conduction), only forward (forward saturation) or reverse contribution (reverse 
saturation). Figure 2.12 shows operation region vs. a specific terminal voltage. 
 
 
 
 
 
 
 
 
 
 
Figure 2.12 Transistor operation regions versus pinch-off voltage 
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Table 2.2 Large signal DC equations of EKV model 
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The major advantage of F function remains on continuity between strong and 
weak inversion regimes, along the moderate inversion region. It can be seen in Figure 
2.13 that the latter coincides with the non-dominant asymptote zone. In this sense, the 
inversion coefficient (i.e. IC) is defined as: 
 
 D
S
IIC
I
=  (2.8) 
 
IC is an easy way to locate the MOS operation region without the necessity of 
any terminal voltage reference. Figure 2.13 fixes a moderate inversion region of about 
one decade around 0 dB or, in other words: 
 
  
IC Region 
> 10 Strong Inversion 
∼ 1 Moderate Inversion 
< 0.1 Weak Inversion 
Table 2.3 IC versus inversion region 
 
 
Figure 2.13 Normalized drain current versus Vp in forward saturation and VSB=0V. Dashed lines indicate 
the asymptotic approximations of Table 2.2 
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Quasi-Static Capacitances 
The static I/V description presented until now does not consider MOSFET 
dynamics. The capacitive model appears as a way to predict the transitory behavior of 
the device, and is shown in Figure 2.14 where transcapacitances are defined as follows: 
 
 
0 00 0 0 0,, ,
∂ ∂ ∂
∂ ∂ ∂  
GB SBGB DB GS GD
G G G
GS GD GB
SB DB GBV VV V V V
Q Q QC C C
V V V
 (2.9) 
 
0 00 0 ,,
∂ ∂
∂ ∂ 
GB SBGB DB
B B
BS DB
SB DB V VV V
Q QC C
V V
 (2.10) 
 
where Q stands for charge. 
 
 
Figure 2.14 Simplified capacitive model of MOS 
 
In general, all above elements are not reciprocal due to MOS device 
asymmetries. It is possible to establish, anyway, some inter-capacitance relation: 
 
  (2.11) ( 1) ( 1)BD GD BS GSC n C C n C≡ − ≡ −
 
Hence, only three transcapacitances are needed to predict charge evolution over 
the time. Expressions for all regions of operation are depicted below from the EKV 
model: 
 
 
( )
( )
1
2
1 1
12 1
3
R
GD ox IC
R
F
F R
C C
IC eIC
IC IC
−
−
⎡ ⎤⎢ ⎥⎢ ⎥⎢ ⎥= +⎢ ⎥⎛ ⎞ −⎢ ⎥⎜ ⎟⎢ − ⎥⎜ ⎟⎢ ⎥⎜ ⎟+⎝ ⎠⎣ ⎦
 (2.12) 
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( )
( ) ( )
1
2
1 1 11
1 12 1 2
3
F R
GB ox IC IC
F R
F R
F R
nC C
n IC e IC eIC IC
IC IC
−
− −
⎡ ⎤⎡ ⎤⎢ ⎥⎢ ⎥⎢ ⎥⎢ ⎥⎢ ⎥⎢ ⎥− ⎢ ⎥= − +⎢ ⎥⎛ ⎞⎢ ⎥− + −⎢ ⎥⎜ ⎟⎢ ⎥⎢ + ⎥⎜ ⎟⎢ ⎥⎢ ⎥⎜ ⎟+⎢ ⎥⎝ ⎠⎣ ⎦⎣ ⎦
(2.13) 
 
( )
( )
1
2
1 1
12 1
3
F
GS ox IC
F
R
F R
C C
IC eIC
IC IC
−
−
⎡ ⎤⎢ ⎥⎢ ⎥⎢ ⎥= +⎢ ⎥⎛ ⎞ −⎢ ⎥⎜ ⎟⎢ − ⎥⎜ ⎟⎢ ⎥⎜ ⎟+⎝ ⎠⎣ ⎦
 (2.14) 
 
where Cox is the oxide gate capacitance and ICF, ICR are the forward and reverse 
inversion coefficients, respectively 
 
 FF
S
IIC
I
= RR
S
IIC
I
=  (2.15) 
 
Figure 2.15 illustrates normalized transcapacitance dependence on the pinch-off 
voltage. 
 
2.2.2. Small Signal Parameters 
The small signal model consists of the main set of transconductances shown in 
Figure 2.15. The definition comes from the linear incremental model: 
 
 
0, 00, 0 0, 0
∂ ∂ ∂
∂ ∂ ∂  
GB SBSB DB GB DB
D D D
mg ms md
GB SB DB V VV V V V
I I Ig g g
V V V
 (2.16) 
where transconductances are referred to the bulk terminal instead of to the 
source. The equivalences with the classical common source models can be easily 
obtained: 
 
0, 0
0, 0
0, 0
BS DS
GS DS
GS BS
D
m m
GS V V
D
mb ms mg md
BS V V
D
ds md
DB V V
Ig g
V
Ig g g
V
Ig g
V
∂= ≡∂
∂= ≡ −∂
∂= ≡∂
g
g−  (2.17) 
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Figure 2.15 Normalized MOS transcapacitances in conduction (dashed) and forward saturation (solid) for 
n=1.3 
 
Figure 2.16 MOS small-signal equivalent circuit 
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Table 2.4 contains expressions for all parameters of each operation region, 
obtained from the general formula (2.7). 
 
gmg Weak I. Moderate I. Strong I. 
Conduction D
t
I
nU
 
 
( ) ( )2 1 1F RIC ICDF enβ − − ( )⎡ DRI e I ⎤−− − DB SV V⎢ ⎥⎦  ⎣ Bβ −
Direct sat D
t
I
nU
 ( )2 ICDIβ −1 en −  2 DInβ  
Reverse sat D
t
I ( )2 1D ICI enβ −− − I2 nβ−nU  D  
 
gms Weak I. Moderate I. Strong I. 
Conduction DF
t
I
U
 ( )FICβ −−2 1DFn I e  2 DFn Iβ  
Direct sat D
t
I
U
 ( )2 1 ICn I eβ −−D  2 Dn Iβ  
Reverse sat 
0
( )DIλ  0 ( )IDλ  0 ( )I  λ D
 
gmd Weak I. Moderate I. Strong I. 
Conduction DR
t
I
U
 ( )2 1 FICn I eβ −−DF  2 DFn Iβ  
Direct sat 0 ( )IDλ  0 ( ) DIλ  0 ( ) DIλ  
Reverse sat D
t
I
U
−  ( )2 1 ICDn I eβ −− −  2 Dn Iβ−  
Table 2.4 Transconductances versus MOSFET operational region boundaries. I. stands for inversion 
 
From the given results, continuity of all these parameters along the different 
regions is ensured by the asymptotic equation in (2.6). For gmg the valid expression for 
all regions is, for example: 
 
 1 1
IC
mgg e−⎛ ⎞−= ⎜ ⎟⎜ ⎟
D tI nU IC⎝ ⎠
 (2.18) 
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as seen in Figure 2.17. 
  
  
Figure 2.17 Normalized gmg parameter versus the Inversion Coefficient in forward saturation. Dashed 
lines indicate the asymptotic approximations of Table 2.2 
 
2.2.3. Noise Equations 
A small signal and spectral model is chosen for the intrinsic noisy phenomena of 
the MOS transistor. Due to their random nature, the equivalent noise sources are 
described in terms of power spectral densities (PSD). The main expressions are again 
derived from the EKV model, although they have been rewritten here as equivalent 
parallel current sources between drain and source terminals. This nomenclature 
facilitates dynamic range and signal-to-noise studies in the current domain. 
 
Two different types of noise are considered for the MOS device: Thermal, 
caused by the random motion of electrons across the conductor, and flicker, originated 
by fluctuations in the conductivity of imperfect junctions, i.e. the interface between the 
gate oxide and the silicon substrate in a MOSFET. 
 
The thermal component exhibits a flat or white PSD proportional to the total 
charge stored in the channel: 
 
 
2d 4
d
DNth
ms th
I KTg K
f
=  (2.19) 
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where: 
 
 
11
1 2
1 2 3
1
R RR
F FF
th F
F R
F
IC ICIC
IC ICICK IC
IC IC
IC
⎛ ⎞+ ++⎜ ⎟⎜ ⎟+⎜ ⎟+ +⎜ ⎟⎜ ⎟⎝ ⎠
  (2.20) 
 
is the thermal factor, while ICF and ICR stand for the forward and reverse 
Inversion Coefficients respectively. The equivalent noise transconductance is 
interpolated through the different regions of operation via Kth as listed in Table 2.5. 
Reverse saturation has been omitted due to its full duality to the forward case. 
 
Kth Weak I. Moderate I. Strong I. 
Conduction 1 1 1 
Forward sat. 
 
1
2
 
 
 
3 4
6 6
IC
IC
+
+  
 
2
3
 
Table 2.5 Thermal factor (Kth) versus region of operation 
 
On the other hand, flicker noise exhibits a 1/f or pink PSD in terms of equivalent 
gate voltage. 
 
 
2d 1
d
GBNfk fkV K
f WL f
=  (2.21) 
 
where Kfk stands for the flicker factor, with a strong technological dependence 
(up to 2 orders of magnitude between complementary devices 210fkNMOS fkPMOSK K∼ , but 
very little sensitivity respect to the drain current. Finally, the total noise drain current 
can be computed as the root-sum-square of the thermal and flicker components, 
provided these two phenomena are not correlated: 
 
 
22 2
2dd d 14
d d d
DNfk fkDN DNth
ms th mg
I KI I KTg K g
f f f WL
= + = +
f
 (2.22) 
 
The dominant range for each noise component is of particular interest when 
compared to the signal bandwidth, since it can help to select between different circuit 
strategies. In this sense, the noise corner frequency (fCN) is defined here as the boundary 
between thermal and flicker spectral regions (i.e. ): 2 2/ /DNth DNfkdI df I df≡
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2 1
4
mg fk
CN
ms th
g K
f
g K KTWL
  (2.23) 
 
2.2.4. Technology Mismatch Model 
Physical implementation of real integrated MOSFET devices manifest non 
deterministic variations of their electrical properties that are not usually considered in 
standard simulation models. These time-invariant dispersions are caused by 
mismatching originated mainly during the manufacturing process. While these effects 
may not be critical in digital designs, they play an important role in the practical 
dimensioning of MOS devices for analog circuit techniques based on matching ratios, 
like the case of this work As a result, an stochastic model needs to be added to reflect 
the statistic behavior. 
 
Only transistor-level technology mismatching is covered here, that is differences 
between two identically sized MOS transistors of the same integrated circuit. Process 
spread at batch and run levels are usually covered by the corner. 
 
For a general parameter (P), two types of variations (ΔP) are observed: 
 
? Local variations with correlation distances comparable to device dimensions. 
Commonly caused by non-uniform distributions of implanted, diffused or 
substrate ions, local mobility fluctuations, granular oxide and trapped 
charges in oxide. They can be fitted to a spatial zero mean distribution. 
 
? Global variations when correlation distances are larger than practical device 
geometries. In this case, the origin can be found in the wafer fabrication and 
oxidation process. Normal probabilistic distributions are also used to model 
this type of variations. 
 
Under the assumption of non-correlation, the total deviation of ΔP is the root-
sum-square of all contributions. A well accepted model for CMOS technologies is 
formulated as: 
 
 
2 2
2 2( ) P PP
A AP B D
WL WL
σ Δ = +   (2.24) 
 
where AP and BP stand for the mismatching parameters of local and global 
variations respectively. While the first component depends only on the device area 
(WL), the latter is related to the distance (D) between the two matched MOS transistors. 
The above equation does not take into account other important aspects of the layout 
such as device parameters, substrate orientation, surrounding layers and thermal 
gradients. Hence, in order to avoid further geometrical variables, the practical 
recommendations compiled in Table 2.6 are supposed to be used in the physical design.  
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Table 2.6 General layout recommendations for CMOS device matching 
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of the analog circuit. In fact, the contributions of global variations can be strongly 
reduced by minimizing the distance D down to the lithography limits specified in the 
design rules of the CMOS process. As a result, the total deviation of ΔP can be 
simplified according to (2.24). 
 
The electrical parameters usually modeled are β and VTO. Also in the context of 
this work, the mismatch of the drain current is of particular importance when designing 
the final dimensioning of the MOS devices. The total ΔID deviation can be obtained 
supposing non-correlation between these two electrical parameters: 
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) 2 2 2 2( ) ( ) (D mg TOI g Vσ Δ = σ Δβ + σ Δ  (2.25) 
 
When speaking in terms of resolution in the current domain, a more useful figure 
is the relative mismatching ΔID/ID rather than the absolute values. Furthermore, this type 
of study is commonly interesting when the MOSFET is operating is saturation with high 
output impedance, hence behaving as a controlled current source. In this case, (2.25) 
can be rewritten as: 
 
 
2 22 2
( ) 1 1 IC TOD
D t
A AVI e
I WL nUIC
−
β⎡ ⎤⎛ ⎞ ⎛ ⎞⎛ ⎞ ⎛ ⎞σ Δ −⎢ ⎥= + ⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟ ⎜ ⎟β⎢ ⎥⎝ ⎠⎝ ⎠ ⎝ ⎠⎝ ⎠⎣ ⎦
 (2.26) 
 
Due to the non-linear law of the drain current versus the threshold voltage, such 
current mismatching changes along the saturation regions of operation. Practical values 
of β and VTO deviations are collected in Figure 2.18 and Figure 2.19 from literature. 
Based on these data, a comparison between both terms of (2.26) returns a VTO 
dominance extending from deep weak inversion to medium strong inversion regions. 
 
In this way, a knee Inversion Coefficient (ICknee) is defined as the boundary 
between VTO and β dominant mismatching regions in strong inversion: 
 
 
2
VTO
t
knee
A
nUIC Aβ
⎛ ⎞⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟β⎝ ⎠
  (2.27) 
 
An example of a typical behavior is plotted in Figure 2.19. For a typical 1μm 
CMOS technology, with Aβ/β=2.5%μm and AVTO=15mVμm, the resulting  
is located at more than two decades over Is. 
256kneeIC 
 
Hence, considering only VTO deviations, the asymptotic expressions for each 
region of saturated inversion are as follows: 
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1
( )
1
/ 2
VTO
tD
VTOD
D
A
nUWLI
AI
L nI
⎧⎪σ Δ ⎪⎨⎪⎪ β⎩
 1
1 knee
IC
IC IC
<<
<< <<  (2.28) 
 
The maximum and relative deviation is reached at weak inversion due to the 
factor 
T O
t
V
n Ue
Δ
in Table 2.2. On the other hand, the sensitivity versus VTO tends to decrease 
for large voltage overdrives. Also, once strong inversion is reached, W sensitivity tends 
to vanish. Such effect is a cancellation between the 1/ W -law decrease of and 
the 
( )TOVσ Δ
W -law increase of the gate sensitivity to VTO according again to Table 2.2. 
 
 
 
 
 
 
 
 
 
Figure 2.18 NMOSFET β and VTO deviations versus technology generation at room temperature 
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Figure 2.19 PMOSFET β and VTO deviations versus technology generation at room temperature 
 
 
Figure 2.20 Relative drain current deviations versus inversion coefficient for a typical 1μm 
CMOS process of Figure 2.17 and n=1.5 at room temperature 
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Chapter 3             
IR System Design Overview 
Imager design sets out with an overall first sight of the system.  In this way, the 
state-of-the-art of both focal plane array structures and read-out circuit 
implementations is  presented. An overall design strategy is also discussed, defining a 
general work methodology, and fixing some technology and general system 
characteristics for the desired objectives. 
 
3.1. IR FPAs: Structures & Op. Requirements 
Throughout last thirty years, major advances in infrared detectors and 
microelectronics have lead in the obtaining of infrared focal plane arrays composed by 
two-dimensional arrays of detectors with a multiplexed read-out. In general, the IR FPA 
can be divided into two major parts, the detector array and read-out electronics. Recent 
IR FPA technology improvements make the design of high-sensitivity, high-density, 
large-format, and high-spectral-resolution IR image systems quite feasible. The 
application of recently developed architectures on the design of IR FPAs has resulted in 
the advantages of simplified electrical interconnection, reduced number of leads through 
the dewar, higher performance reliability, and easier packaging. 
 
The key FPA figures of merit are fill factor and quantum efficiency. 
Unfortunately, not all the FPA detector surface is sensitive to IR energy. There is an 
inactive area surrounding individual IR detector rows/columns which is commonly used 
as electronic-signal pathways. The ratio of active IR sensing material to inactive row 
and column borders is called the fill factor. An ideal detector would have a very high fill 
factor because it is desired that a large percentage of its area will be dedicated to 
collecting IR photons and a very small area to detector segregation. Today’s best 
infrared FPA detectors offer fill factors as high as ninety percent. 
 
Effects of high fill factor are better sensitivity and overall image quality. 
Quantum efficiency refers stands for the relative efficiency at which IR photons are 
collected and converted into electrical charges. High quantum efficiency makes signal 
processing easier, and usually offer better sensitivity and performance at low 
June 2008 FOR AST NFRARED MAGERS
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temperatures. A wide variety of architectures have been used in the development of 
FPAs, being the structures of the three major classes of IR focal plane arrays described 
below. 
 
3.1.1. Hybrid Arrays 
The most commonly used IR FPA structures for hybrid arrays are flip-chip and 
Z-plane technologies (Figure 3.1(a) and (b), respectively). In flip-chip implementations, 
the IR detector array chip and the ROIC are joined by the indium bump grown on the 
aligned pixels of both chips. This is the most used structure in the hybrid array 
technology. On the other hand, the Z-plane technology is compounded of several read-
out chip stacked one on top of another and a detector array mounted to the third-
dimensional plate on the edge. In Z-plane structure, one ROIC is used by one channel of 
detectors so that many circuit techniques like complex input circuit, gain offset 
correction, A/D converter, smart filtering, and neural computation, as well as image 
signal processing can be implemented in the read-out chip. However, image resolution 
is limited by the read-out chip thickness. Uniformity of indium bumps, chip alignment, 
thermal expansion effects and mechanical damage on the detectors should be considered 
during the array hybridization process. 
 
 
 
 
Figure 3.1 The structure of flip-chip hybrid array technology (a), Z-plane hybrid array technology (b), 
monolithic array technology (c), and pseudo-monolithic array technology (d) [HSI97] 
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3.1.2. Monolithic arrays 
Monolithic array technology is being currently developed to overcome hybrid 
process drawbacks by building IR detectors like PtSi Schottky barriers, micromachining 
bolometers, or extrinsic detectors on the silicon substrate. Thus, both IR detectors and 
read-out circuits can be fabricated in a monolithic chip as shown in Figure 3.1(c). Both 
production and reliability of IR FPAs can be improved under monolithic design. 
However, the detector types and materials must be compatible with the silicon process, 
and reliable, large FPA arrays are really hard to obtain, which limit the applications of 
the monolithic arrays in IR image systems. 
 
Comparison between hybrid and monolithic arrays is bound to be made. 
Monolithic FPAs are easier and less expensive to manufacture than their hybrid 
counterpart because fewer manufacture steps are required. Conversely, monolithic FPAs 
generally behave with lower performance than their hybrid counterparts because 
disposing the detector material and signal pathways on the same level results in a 
significantly lower fill factor (~55%), which reflects in poor image quality, specially for 
low temperature or small temperature gradient scenes. Even though hybrid process 
requires more steps and can be more expensive for medium-resolution arrays, it results 
in FPAs with a noticeably higher fill factor (~75%-90%), leading to high thermal 
sensitivity. 
 
3.1.3. Pseudo-Monolithic Arrays 
As an alternative method to the indium-bumping hybrid array and monolithic 
array technologies, the ROIC and the detector can be compounded using the via-hole 
technique, in the so-called pseudo-monolithic array as shown in Figure 3.1(d). Both 
read-out chip and detector chip surfaces must be polished to achieve a precise flatness 
and parallelism before combining a single chip. Then some detectors fabrication 
processes and routing metallization processes are applied to the combined single chip. 
The pseudo-monolithic technology retains some advantages of silicon-like processing, 
but its reliability still needs to be optimized. 
 
3.1.4. Operational Requirements 
In different applications of IR image systems, there exist certain specific 
requirements for the design of IR FPAs. In general, the requirements involve a broad 
range of electrical circuit detector array parameters that are summarized in the next 
paragraphs [HSI97]. 
 
Detector Bias Control 
Detector bias reflects on dark current, injection efficiency, flicker noise and 
responsivity besides it has a direct influence on the operation ability and linearity of 
spectral response. This parameter should be controlled for a proper operation of the 
FPA. 
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Injection Efficiency and Bandwidth 
Injection efficiency is defined as the read-out circuit input current over the IR 
detector photogenerated current. High injection efficiency and wide bandwidth lead to 
good responsivity and read-out performance. An input impedance smaller than shunt 
detector resistance is required in order to accomplish such conditions. 
 
Charge Storage Capacity   
In most read-out structures of IR FPAs, the photon excited carriers are 
accumulated on the integrating capacitor and transferred to voltage outputs. The charge 
storage is determined by both bias and dark currents of IR detectors as well as the value 
of the integrating capacitor. and can be improved through low offset and Idark values and 
by using a large integrating capacitor. However, the capacitance value is limited by 
pixel size and chip area of the read-out circuit. 
 
Noise  
Random FPA noise sources are mainly the photonic and electric sensor noises, 
and noise from read-out electronics. The random and time-invariant noise source 
associated with the fabrication process of detectors and read-out circuits is the fixed-
pattern-noise (FPN). Those noise sources contributed by read-out electronics such as 
transistor white noise and reset noise (KTC or clocking noise) must be minimized so 
that their levels will be below the background photon noise (i.e. achieve the BLIP). 
Generally, an accurate layout and the use of specific circuit techniques are employed to 
correct these effects. 
 
Dynamic Range 
The dynamic range is defined as the ratio of maximum capacity to noise floor. 
The required dynamic range of IR FPAs is determined by the ratio of the brightest 
signal level to the weakest. Larger dynamic ranges are desirable but limited by storage 
capacitance, linearity and background noise. 
 
Read-out Rate 
The read-out rate is chosen depending on specific system requirements, and is 
limited by the maximum allowed chip power dissipation. Usually, a higher read-out rate 
is required for video application on real-time image analysis. 
 
Integration Time 
Like the read-out rate, the integration time is selected according to application. 
In most cases, integration capacitance saturation frequency and detector sensitivity 
determine the proper length of integration time. 
 
3.2. CLASSICAL READ-OUT 
CIRCUIT TOPOLOGIES 
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Array size and Pitch 
The array size and pitch are usually set by the IR FPA technology. Higher image 
resolution requires larger array size and smaller pixel pitch. However, larger integrator 
capacitances can be implemented in bigger pixels, and a higher dynamic range can be 
achieved. Thus, the optimal design trade-off should is somewhere between application 
flexibility and resolution performance. 
 
Power Dissipation 
This is a typical requirement in applications using photonic IR FPAs. Such 
detectors must be operated under low temperature condition in order to avoid carrier 
generation effects. 
 
Operating Temperature 
The operating temperature is determined by the detected wavelength range and 
the material of IR detectors. For each detector, there is a unique operating temperature. 
 
As explained before, electronic and FPN are the predominant noises in infrared 
systems. Temporal noise includes shot, thermal, flicker, generation-recombination, KTC 
and photonic sources, and are generated in both the detector and the read-out circuitry. 
The pattern noise is caused by the process dependent variations which produce offset 
drifts among detector channels. Usually, the temporal noise can be reduced by detector 
technology, operational condition, circuit techniques, and system arrangement, whereas 
the fixed pattern noise can be reduced by calibration techniques.  
 
The two-point and multipoint calibrations are commonly used to reduce the 
FPN. The required number of calibration points is dependent on the infrared radiation 
determined by the range of object temperature variations. A larger radiation means a 
larger output voltage swing and more non-uniformity of response. For the same range of 
temperature variations, the infrared radiation of the MWIR detector is larger than that of 
the LWIR detector. Thus, the number of calibration points of MWIR read-out is usually 
more than that of LWIR read-out. The noise sources contributed by ROICs should be 
carefully reduced to achieve a BLIP. Some general strategies of noise reduction for 
read-out circuits are correlated double sampling (CDS) [KAN80], modified CDS 
[HAN06], multiple correlated sample read (MCS) [YOU92], and chopper-stabilized 
input circuit (CSI) [LOC87]. 
 
3.2. Classical Read-out Circuit Topologies 
One of the key points in IR FPA development is the design of fine read-out 
circuits, which must provide good interface between the detector and the following 
processing stage. In this sense, some of the most popular CMOS topologies are 
discussed [HSI97] [TAN04]. Circuits like source-follower per detector (SFD), direct 
injection (DI), and gate-modulation input (GMI) are still commonly used in large 
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staring FPAs because of the small pixel area and low power consumption. In addition, 
more complex circuit structures like buffered direct injection (BDI) and capacitive 
trans-impedance amplifier (CTIA) have been developed to provide excellent bias 
control, high injection efficiency, linearity and noise performance. Recently, some new 
read-out structures like share-buffered direct injection (SBDI), switch current 
integration (SCI) and buffered gate modulation input (BGMI) have arised to overcome 
the traditional area-performance trade-off. In the following some of these state-of-the-
art structures will be presented. 
 
3.2.1. Source-Follower per Detector (SFD) 
The circuit of Figure 3.2, namely Source-Follower per Detector, is compounded 
by the NMOS source-follower MNI-MNL, the PMOS reset gate M-Rst and the NMOS 
multiplexer M-Sel used in each cell. The capacitive integrator is obtained as a sum of 
the detector capacitance Cdetector and the input capacitance of the SFD. The integrator 
capacitance is reset to high and then discharged by the photocurrent Idetector. After one 
integration period, the cell voltage signal is sampled to the output stage serially through 
the multiplexer controlled by the clock select. 
 
 
Figure 3.2 Source Follower per Detector [HSI97] 
 
The simplicity of such a structure makes it suitable for high density, large format 
and low power applications. However, since the photocurrent is directly integrated to 
Cdetector, the detector bias changes through integration. It can result in variations of 
detector characteristics and non-linearity of read-out current, which limit the usable 
range of this topology. Moreover, SFD is quite sensible to the KTC noise induced by 
the integration-and-reset function and to the FPN caused by process-dependent 
threshold voltage variations. KTC noise is normally reduced by applying CDS, which 
measures an effective signal level over an initial integration noise offset. 
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3.2.2. Direct Injection (DI) 
Another compact read-out topology is the direct injection circuit of Figure 3.3. 
In DI, the common-gate PMOS device MDI is used to bias the IR detector and sense 
Idetector. The latter charges integration capacitance (Cint) through MDI, and this 
capacitance is reset to GND by NMOS M-Rst. The output integrated voltage is finally 
read through the follower MPI and the multiplexer M-Sel. 
 
 
Figure 3.3 Direct Injection circuit [HSI97] 
 
The common-gate MDI provides better bias to DI circuit. Like in the previous 
Section, this circuit has a simple structure and no active power dissipation. Injection 
efficiency is determined by the ratio of detector shunt resistance to input resistance of 
MDI. Thus, lower input resistance needs higher injection efficiency and better detectivity 
since the input resistance of the PMOS device MDI is proportional to its overall current 
including the background current level. Hence, the DI is not suitable for the applications 
of low background IR current read-out. Moreover, a stable and low noise dc bias VDI is 
needed in the DI circuit. Both threshold voltage non-uniformity and KTC noise are still 
problems of the DI read-out circuit. 
 
3.2.3. Gate-Modulation Input (GMI) 
The circuit Gate Modulation Input is made of a gain-controlled current mirror by 
a tunable source bias Vsource as shown in Figure 3.4. The injection current flowing into 
the master device Minput is integrated in Cint, whereas the reset is performed by M-Rst. 
The current gain of the current mirror Mload and Minput is tunable by the adjustable bias 
Vsource. Similarly to DI circuit, the injection efficiency of GMI depends on the ratio of 
internal detector resistance to the Mload input. However, the inherent current gain of the 
GMI leads to higher detection sensitivity and reduced input referred noise as compared 
to the DI. Moreover, the adaptive current gain in the GMI can be controlled by the 
background level and thus the realizable background suppression leads to a higher 
dynamic range. On the other hand, both injection efficiency and current gain of the GMI 
are sensitive to the variations of Vsource and threshold voltages. To obtain a large total 
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dynamic range in the GMI circuit, the current gain should be kept high and uniform, by 
means of strict requirements on MOSFET threshold voltage and dc bias stability of 
Vsource. 
 
 
Figure 3.4 Gate-Modulation Input circuit [HSI97] 
   
3.2.4. Buffered Direct Injection (BDI) 
A more complex version of the previous direct injection topology is the Buffered 
Direct Injection circuit of Figure 3.5, where an additional inverted stage (-A) is added 
between the gate of the input device MBDI and the input node. The negative feedback 
gain arises to an input impedance reduction of a factor A, increasing, at the same time, 
the circuit injection efficiency to values close to unity. The gain stage is usually 
implemented through a differential pair. 
 
 
Figure 3.5 Buffered Direct Injection circuit [HSI97] 
 
The detector bias control is in this case more stable that in SFD or DI due to the 
amplifier virtual short-circuit, and both input noise and bandwidth are even better than 
 
40 Josep Maria Margarit Taulé June 2008 
 
3.2. CLASSICAL READ-OUT 
CIRCUIT TOPOLOGIES 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
telecom
BCN
 
 
 
Josep Maria Margarit Taulé 
June 2008 41 
in conventional DI. Detector bias is controlled over the input voltage Vcom of the 
differential pair, instead of the preceding VDI. This feature immunizes the circuit from 
possible threshold voltage variations and input noise sources. The price to pay is active 
power consumption during the integration, which can be reduced applying low-power 
techniques to the gain stage. Generally, BDI is used in applications that require high 
read-out performance and can afford additional circuit complexity, area, and power 
restrictions. 
 
3.2.5. Capacitive Trans-Impedance Amplifier (CTIA) 
Figure 3.6 shows the schematic of the Capacitive Trans-Impedance Amplifier 
(CTIA) circuit, where the integration capacitance Cint is placed in the feedback loop, in 
parallel with the M-Rst transistor, which discharges the referred capacitance and resets 
the output voltage to the Vcom value. The detector current bias is now managed by the 
latter though the amplifier virtual short-circuit hence it is possible to obtain good 
controllability as in BDI. 
 
 
Figure 3.6 Capacitive Trans-Impedance Amplifier circuit [HSI97] 
 
Due to Miller effects on the integration capacitor, its capacitance can be made 
extremely small to obtain low-noise and high-sensitivity performance. Unlike DI and 
BDI, the input impedance of CTIA is independent of detector current. However, the 
feedthrough effect of the reset clock can be coupled to the detector node and affect the 
stability of both detector bias and amplifier DC point. Moreover, additional area and 
power consumption are needed in the CTIA inverted gain stage. Usually, this inverted 
gain stage is implemented by a differential amplifier to provide low detector bias offset 
and a CDS stage is used to eliminate the KTC noise. 
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3.2.6. Share-Buffered Direct Injection (SBDI) 
An improved release of the implementation seen in Figure 3.5, known as Share-
Buffered Direct Injection, has been recently proposed. In SBDI, the gain stage is also a 
differential amplifier with the shared half circuit techniques as shown in Figure 3.7. 
 
 
Figure 3.7 Share-Buffered Direct Injection circuit [HSI97] 
 
The differential pair consists of the common left-half circuit Mb, MNS, and 
MPS which is shared by all the cells in the same row and the two MOS devices MP and 
MN which are implemented in each cell circuit. The source node of MP and the gate 
node of MN are biased by the shared half circuit though two global lines. Under this 
arrangement, both chip area and power dissipation of the amplifier in the SBDI can be 
reduced to nearly the 50% of those in BDI or CTIA circuits. However, high injection 
efficiency, good detector bias control, threshold voltage variation immunity, and low 
noise performance of the BDI circuit can be maintained using the SBDI topology. In the 
SBDI circuit of Figure 3.7, a dynamic discharging output stage is also introduced to 
save the static power dissipation and improve read-out speed by applying a dynamic 
discharging gate MNDy and clock Dyrst. The discharging gate MNDy is controlled by 
clock Dyrst and dynamically turned on to overcome the speed bottleneck of output stage 
at discharging phase consuming only dynamic power.  
 
Generally, the SBDI can offer good behavior by means of circuit area, power 
consumption, and circuit performance. This makes it more suitable for high density, 
large-array, and high-performance applications in IR FPAs. 
 
3.2.7. Switch Current Integration (SCI) 
A new structure called the SCI is shown in Figure 3.8 where the integration 
capacitors are put outside the FPA and shared by the cells in the same column. The 
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detector current Idetector is selected row by row, switched to the share integrator through 
the row select switch MR-Sel, and integrated. Thus, the structure performs the current 
switching and integration as its name implies. 
 
 
Figure 3.8 Switch Current Integration circuit [HSI97] 
 
As shown in Figure 3.8, the shared buffer technique is used in the gain stage of 
the SCI. Therefore, good performance of both SBDI and BSI can be retained in the SCI 
read-out structure. The cascade current mirror M1-M4 acts as the current buffer 
previously to switch selection and offers a current mode gain given by the dimension 
ratio of M2 and M4. This current gain is able to improve the detection sensitivity and 
reduce the input referred noise. When the row-selection signal R-Sel is low, each cell in 
the same row is selected through MR-Sel and connected to the shared integration 
capacitor stage. The switched current is integrated on the shared capacitor and then 
sampled to the output stage through MC-Sel controlled by the column-selection signal 
C-Sel.  
 
Since the integration capacitor is moved out of both the cell circuit and the focal 
plane, pixel size limitations related to the read-out circuit can be released. Moreover, 
both dynamic range and charge capacity can be increased by introducing a large 
integration capacitor along the column direction in the shared off-focal-plane integration 
capacitor stage. The integration time of the SCI read-out structure is limited by one row 
processing time. This effect could lead to reduced detection sensitivity, which can be 
compensated by increasing the current gain of the current mirror. 
 
3.2.8. Buffered Gate Modulation Input (BGMI) 
In the GMI circuit of Figure 3.4 the amplified background current is directly 
integrated, and thus a large amount of charges must be stored within a unit cell. Under 
this situation, a large capacitor is required to avoid saturation, a notorious drawback 
when designing large, high-density IR FPA systems. In order to solve this problem, a 
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FPAGMI enhancement called BGMI is proposed and shown in Figure 3.9 where a 
current mode background suppression circuit is added to the SCI circuit to achieve 
higher dynamic range and better read-out performance. This technique results in a larger 
equivalent integration capacitance. 
 
 
Figure 3.9 Buffered Gate Modulation Input circuit [HSI97] 
 
As shown in Figure 3.9, the unit cell circuit of the BGMI consists of a shared 
buffer input stage, the unbalance current mirror M1 and M2, and the row selection 
switch MR-Sel. The shared-buffer technique provides a good bias control for the IR 
detector, whereas the unbalance current mirror has a large current gain due to the 
threshold voltage difference between M1 and M2 caused by the intentional device 
channel-length unbalance. Through the use of the threshold voltage difference, the strict 
requirement of low-noise tunable dc source bias Vsource in the GMI and the inevitable 
FPN due to threshold voltage process dependence can be avoided. 
 
The detector current is switched from the BGMI unit-cell input stage to the 
shared off-FPA integration capacitor. In the shared input capacitor stage the current is 
replicated through a cascade current mirror and subtracted by a dc tunable current 
before its integration in Cint. The current-mode background suppression is achieved. To 
generate de DC tunable current, the threshold voltage compensated current source MB1, 
MB2 and MB3 is used with an adjustable voltage Vtune added to the source node of MB2. 
This current source can generate a DC current quite independent on MOS threshold 
voltages. Thus, background is removed from the IR FPA read-out and good immunity to 
threshold voltage variations is achieved. The suppression current is also adjustable 
through the voltage Vtune. After the background suppression, the current signal is 
integrated in the integration capacitor, and alternatively sampled to the common output 
stage through the P-type source-follower. 
 
Since the only row of the integration capacitor stage is needed in the whole chip 
and the infrared background current is low, the additional power dissipation of 
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background suppression circuits is still tolerable. The good read-out performance and 
adaptive gain control make BGMI suitable for the IR FPA read-out applications with 
large background level range. 
 
Recently, design techniques for APS circuits are recently evolving from the 
previous analog topologies [SHI04] [FIS06], which output the amplitude integrated for 
a given fixed time, to mixed A/D solutions, which digitally quantify the integrated 
magnitude in terms of time for a given fixed reference amplitude. This second approach 
is generally implemented using asynchronous A/D converters inside the DPS (Digital 
Pixel Sensor) to compute either the time-to-first-spike [YUN05] or spike counting 
[ILR01] [CUL04]. In some cases, the digital read-out is also event-driven according to 
an arbitrated access protocol [CUL03a] [CHI07] [COS07] [LIC08].  However, none of 
these reported digital realizations supply any built-in FPN cancellation method, and 
they are not suitable for uncooled IR sensors, as no dark current nor input capacitance 
cancellation are considered. Furthermore, the required V/I references for their analog 
blocks are globally generated and distributed, so the DPS cell tends to be sensitive to 
pixel crosstalk.  
 
3.3. New Design Proposal 
This work is related to the design of new IR FPA structures based on the MWIR 
PbSe detector of  Chapter 2. The overall FPA structure is made by two main 
development strategies: 
 
• Compact Monolithic (CM): The detector is directly attached by post-
processing to the ROIC CMOS substrate. The last metal is used here as the 
polarization and contact detector mask. 
 
• Modular Hybrid (MH): The FPA is composed by a continuous PbSe 
detector matrix indirectly joined to a second matrix of ROIC modules 
through an intermediate substrate fabricated using a specific CNM Multi-
Chip Module (MCM) through-via-hole technology that will be explained in 
 Chapter 4. Since this technology is used for interconnection, all the CMOS 
process metals can be employed for ROIC internal routing. 
 
The use of hybridization technologies is especially attractive for the construction 
of very large FPAs due to the next reasons: 
 
? It makes ROIC CMOS technology independent to the detector technology, as 
far as its biasing potentials. 
 
? Lowers the total system cost. 
 
? Improves design flexibility and easy-reuse. 
 
? Increases fill factor. 
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3.3.1. Design Basic Features & Specifications 
The read-out circuit is designed for 3.3 V, standard, moderate-scale sub-micron 
CMOS technology (0.35μm from AMS). For the PbSe detector characteristics presented 
in  Chapter 2, the following APS specifications are fixed: 
 
? Dark current (Idark) cancellation (μA). 
 
? Input parasitic capacitance (Cpar) compensation, as a result of each detector, 
hybridization technology and ROIC contribution (pF). 
 
? Detector effective current integration (nA) 
 
A digital interface is also convenient in order to reduce crosstalk effects, 
improve signal integrity, and simplify the signal post-processing. Moreover, such 
interface can be also used in order to provide external FPN compensation, Idark 
calibration, etc. Hence, the read-out circuits are desired to include the additional 
features: 
 
? Internal A/D conversion (at the highest available resolution) 
 
? Purely digital I/O interface, pixel level programming 
 
? FPN compensation and AGC capabilities 
 
? Self-biasing 
 
? Very low static power consumption (as low as possible) 
 
? Reduced pixel size (below the up-to-date IR detector technology dimensions) 
 
Several APS novel topologies are developed during this work. The designed 
basic building blocks have been integrated as APS libraries, to be finally applied in a 
resulting industrial application. 
 
3.3.2. Design Methodology 
The project follows, basically, the top-down design flow of Figure 3.10. General 
ROIC architecture assays are achieved using Matlab, while the electric design is 
performed under the Cadence environment. Thus, a complete design becomes a parallel 
and inter-dependent high-level/low-level research where several iterations are needed. 
Consequently, a first high-level of abstraction Matlab simulation is performed to select 
a global read-out architecture. After optimum strategy selection, a circuit level DPS 
architecture study is performed in order to satisfy the technological specifications of 
previous Section, and completed by a more accurate, transistor level, design. Is in this 
point where the design parameters (e. g. W, L) and their related MOS effects (e.g. 
aspect ratio, capacitance, bias currents, channel modulation) are tuned, using the 
simplified set of equations presented in  Chapter 2. If everything is ok, next step is 
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All the design is conceived in a hierarchical and modular way-of-work. In other 
words, every single architecture element has been splitter into subcircuits depending on 
its functionality, and the latter are, at the same time, subdivided to simpler structures 
until basic, transistor-number limited blocks are obtained. Hence, both design and 
simulation are simplified, shortening the localization of possible system degradation 
issues. The main design software tools used in this work are explained downwards: 
 
MATLAB: A powerful integrated numerical computing environment. It includes 
mathematical, graphical processing, and advanced visualization libraries by its own 
programming language based on standard C. Their powerful toolboxes make it the most 
employed engineering environment. Initial ROIC architecture research and evaluation 
are done using this software tool. 
 
CADENCE IC FRONT-BACKEND: Professional CAD environment, oriented to 
integrated circuits design that mainly includes schematic, layout editors, numerical 
simulation by electrical and functional modeling, and physical verification. The 
following specific software has been used: 
   
Diva/Assura: Verification utilities: used to perform automatic electric and 
design rule check (i.e. ERC, DRC), parasitic netlist extraction and layout-versus-
schematic verification (LVS). 
 
Virtuoso Analog Environment: Specific environment for analog and mixed 
circuit simulation. Compatible with some different simulators (e.g. HSPICE, Spectre), it 
allows the use of its own script language (OCEAN) and provide tools for waveform 
visualization and electrical characteristics calculus. 
 
 Virtuoso Editor: Schematic and layout editor, focused on physical and 
electrical system description. 
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Figure 3.10 Design flow 
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Chapter 4       
 FPA Architecture 
As cited in the previous chapter, the FPA design introduced here is based on  a 
top-down research, where one of the primal steps is the architecture selection itself. In 
the following Sections, the FPA system is studied, including not only functional features 
(e.g. I/O interface, internal data mapping, …), but also considering architectural details 
(e.g. scalability, modularity, …) resulting on a focal plane implementation 
methodology. 
 
4.1. FPA Construction 
The complete FPA integration can be achieved in two different ways: the 
Compact Monolithic and the Modular Hybrid. Even though the monolithic approach is a 
trustworthy and commonly used technique to join both detector and ROIC materials, the 
hybridization alternative, currently under development, will lead to more compact APS 
designs, to a larger focal plane area and to the possibility of highly modular imagers. 
Since ROIC circuit functional design can be considered independent of the particular 
FPA physical implementation, both methods will be considered, being the former the 
present alternative for global system construction and evaluation, and the latter the 
future FPA work-line. 
 
4.1.1. The Compact Monolithic (CM) Approach 
This is the current available technology for this work. The focal plane of Figure 
4.1 consists in a unitary, indivisible array structure where each APS is directly 
connected to its IR sensor using the last metal of the CMOS technology.  In the 
Compact Monolithic approach, both the whole APS matrix and its corresponding access 
I/O pads are integrated in a single Silicon dice (i.e. the ROIC), to be post-processed a 
posteriori to build the PbSe detector layer on top of the CMOS die. It is interesting to 
remark at this point that detector post-processing is highly dependent on the particular 
CMOS technology compatibility, and cannot be used with all IR detectors. 
 
This reliable, low complexity post-processing procedure reduces risks on system 
construction, which in terms of cost has always a positive meaning. Therefore, if large 
June 2008 FOR AST NFRARED MAGERS
telecom
BCN
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS CHAPTER 4. FPA ARCHITECTURE 
  
 
 
FPA sizes are not required, monolithic structures are cheap, interesting alternatives to 
consider. Furthermore, the existing direct path between the detector and the APS 
reduces undesired parasitic capacitance and resistance effects in the input reading node.  
 
On the other hand, large monolithic FPA designs are hard to integrate due to the 
limited yield of CMOS technologies, which tends to increase production costs. Hence, 
scaling up vision systems require modular strategies in order to overcome CMOS 
technology limitations. 
 
 
Figure 4.1 Compact Monolithic FPA structure scheme 
 
4.1.2. The Modular Hybrid (MH) Approach 
The future hybrid system [PAT05] makes use of in-house MCM packaging 
technologies in order to obtain a composite FPA without image loss. Three main 
elements compound the system of Figure 4.2: 
 
? A continuous plane of PbSe detectors that delimits the effective FPA and 
share one of the two biasing terminals. 
 
? A modular mosaic of identical CMOS ROICs, each one also made of several 
indistinguishable APS for detector signal processing. 
 
? An intermediate substrate, using specific CNM Multi-Chip Module (MCM) 
technology, which acts as an interface between each detector and APS, 
through vertical metal vias. The ROIC modules are internally and externally 
connected using a deposited metal layer over the substrate and the 
hybridization AgSn bump contacts. 
 
As the read-out and the detector layer only share the intermediate substrate, both 
technologies can be strongly independent. The modular placement of Figure 4.2 
overcomes the fabrication limits of other technologies, where the total CMOS 
integration area would be at least as large as the focal plane. Using identical and 
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interchangeable ROIC modules the production performance of the overall system can be 
increased, and the last metal released can now be used to obtain smaller pixel sizes. 
Moreover, the IR detector can be produced at wafer level and it is allowed to employ 
non-standard FPA shapes depending on final application.  
  
However, the hybrid structure also has many weaknesses as a larger parasitic 
input capacitance, or the lack of a reliable technology model, as a consequence of its 
early development state. In this sense, Table 4.1 compares the advantages and 
disadvantages of both Compact Monolithic and Modular Hybrid technologies. 
 
 
 
 
Figure 4.2 Modular Hybrid FPA structure scheme 
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Parameter Compact Monolithic Modular Hybrid 
Production cost 
Good, for low-medium 
resolutions; High, for high 
resolutions 
High, for low-medium 
resolutions; Good, for high 
resolutions 
Detector technology 
independence Low High 
Flexibility Low High 
Parasitic input 
effects Low Medium 
Technology 
background High Low 
Table 4.1 Compact Monolithic versus Modular Hybrid technology comparison chart 
 
4.2. FPA Architecture 
The design of mixed analog-digital systems is currently an extensive practice as 
considerably reduces the complexity of signal acquisition. Thus, the use of an internal 
A/D converter is a desired feature, and its implementation and location is a challenge. 
Every possible ADC location yields to one global system design strategy, all of which 
not only include the essential detector signal pre-amplification, but an output signal 
multiplexer in order to reduce the total amount of ROIC outputs. 
 
4.2.1. Architecture Analysis 
The most classical strategy directly integrates the detector current through an 
internal APS amplifier; the resulting voltage is then binarized through a high-speed, 
usually direct, A/D conversion previously to ROIC read-out. Temporal noise sources 
and induced multiplexing-stage crosstalk are relevant disturbances with noticeable 
effects on the obtained analog value (Vmux) of Figure 4.3. 
 
An alternative is shown in Figure 4.4, where coupling is reduced by means of 
performing the A/D conversion previously to multiplexing. Integrating the ADC in the 
DPS considerably reduces the total available internal area of the pixel, revealing the 
necessity of compact and low-power CMOS design techniques. This last restriction 
leads to the use of the depicted predictive ADC topology instead of other direct (e.g. 
parallel conversion) or algorithmic (e.g. successive approximation) techniques, as the 
former simplifies the converter analog design. In the resulting processing chain, the 
employed ADC is composed by two cascaded stages: a pulse modulator and a digital 
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filter. The modulator is intended to sample amplitude to 1-bit, resulting on the pulse-
train Vpdm (i.e. event generation). The main parts of this modulator are the low-
frequency amplifier/integrator, a quantifier (i.e. comparator) and a DAC (i.e. a simple 
switch) to provide the necessary predictive feedback. The resulting quantification power 
error is focused in the Vpdm high-frequency band, so a low-pass digital noise filter is 
finally added, completing also time sampling. As a result, the digital code bout is 
obtained. 
 
 
Figure 4.3 Mixed strategy num. 1: purely analog internal signal APS processing, external ADC 
 
In order to reduce pixel power consumption, the modulator is commonly 
implemented by means of asynchronous design methods, either by time-to-first-spike 
(equivalent to PWM) [LUO06] [SHO06] or spike counting (equivalent to PDM) 
[MCI01] [CUL04] [LIC08]. The second approach provides a lower digital-switching 
activity during A/D conversion, so electronic noise decreases. 
 
 
Figure 4.4 Mixed strategy num. 2: predictive ADC integrated in the DPS. 
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A method to reduce the total amount of required area per pixel is to remotely  
address and filter the pulses/events internally modulated in the DPS as in Figure 4.5; 
this solution usually introduce reading-out losses due to addressing speed restrictions. 
 
 
Figure 4.5 Mixed strategy num. 3: pulse-density-modulation integrated in the DPS, remote digital 
integration. 
 
After discussing the four preceding strategies, logic brings onto consider the last 
two alternatives. Nonetheless, the choice is not clear. The most optimum area 
architecture (mixed strategy num. 3) will be first studied. 
 
4.2.2. Addressed-Event Representation 
Looking onto Figure 4.5, it is noticeable that the applied digital multiplexing is 
an asynchronous process. Moreover, the external addressing method has to be carefully 
evaluated to avoid final image reconstruction losses. 
 
With this purpose a parallel row/column read-out strategy is chosen [CUL03b] 
[CUL04]. Some different arbitration rules are also selected to perform the row/column 
selection in case of event collision detection, as depicted in Figure 4.6. The operation is 
inspired in human retina, where every photoreceptor acquires and transmits the light in 
parallel, but addressed in a single dimension so as to relax area and bandwidth 
requirements. 
 
Events are generated inside each pixel in direct proportion to the incident light 
level, and remain active until their external attendance. Every row/column reading 
access is achieved at a fixed scanning time, during which on-demanding rows are 
detected and selected by the arbitration circuit depending on a particular criterion. The 
selected set of pixels is binary read and recorded in order to compose the image; the 
figure is reconstructed dynamically in time, so a gradually increasing luminance map is 
obtained. 
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Even though conventional image generation procedures integrate signal over a 
constant time period, in this case the method is reverted: every single DPS integrates the 
input signal until a threshold value is reached, generating an event pulse. Hence, the 
incident luminance per pixel can be expressed as an event per time ratio (i.e. spike 
counting). This technique takes better profit on the total bus bandwidth, as the 
information is only acquired when necessary, reducing access to the darkest pixels. 
 
 
Figure 4.6 AER global scheme 
 
 
Figure 4.7 High-level simulation samples 
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The Address-Event Representation (AER) communication protocol [CUL03a]  
[CHI07] [COS07] [LIC08] used is a particular appliance of the referred PDM scheme,  
providing system of good noise immunity. The resulting signal can be rebuilt, low-pass 
filtered by the use of an event counter windowed in time, which considerably simplifies 
the ROIC structure.  
 
The previous system architecture can be functionally evaluated. The following 
global variables are used in the study: 
 
? Row/column pixel grouping in the matrix 
 
? Arbitration rules. If a collision is detected, pixel selection following the 
criterion: 
 
? Position (PO) taken inside the row/column sequence: first (FPO) or last 
(LPO) position. 
 
? Number of events (NE) generated per row/column: highest (HNE) or 
lowest (LNE) number of events. 
 
? Total number of events requested (NR): highest (HNR) or lowest (LNR) 
number of requests on standby. 
 
? Number of iterations (NI) waiting for attendance: highest (HNI) or 
lowest number of iterations. 
 
? Random selection (RS). 
 
? Criterion mix: alternative (-) or with priority (+) selection, following a 
specification order. For example: 
 
- FPO: First row/column selection. 
 
- HNE+RS: Selection of the highest event-generated row/column, 
random selection if draw. 
 
- HNE+LNR+RS: Selection of the highest event-generated 
row/column. If draw, selection of the highest number of standby-
events row/column. If second draw, random selection. 
 
- HNE-HNR+RS: Alternative selection of the highest event-generated 
row/column and the highest standby-event row-column. If draw, 
random selection. 
 
? Event attendance speed. 
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? Image patterns. 128 x 128 pixel resolution and 8-bit grey palette, with 
different luminance gradients and distributions. 
 
The software routine consider a maximum luminance level of 2N (in practice 
28=256), where N stands for the number of grey-palette bit. The process starts with an 
initial zero-event matrix (E) and generation is produced for a value at least equal to 
unity. Every element of the original image matrix is incremented by 1 at a reading speed 
proportional to the inversely relation existing between the event generation time and the 
luminance, as described in (4.1). 
 
 
1( , ) 256
( , )
( , ) ( ( , ))
G x y
I x y
E x y trunc G x y
=
=
 (4.1) 
 
Where I(x,y) stands for the (x,y) position luminance value of the image matrix 
(256 – white / 0 – black), and G(x,y), E(x,y) are, respectively, the actual event-
generation matrix value and the standby event matrix value for the same position. The G 
elements saturate at ‘1’ and the attended event row/columns of G and E are reset to ‘0’. 
 
The reading speed parameter is delimited using the same relation: for a fixed 
total image scanning time (Tscan), the event-reading time (Tread) is resolved depending on 
the adimensional maximum reading iteration number (Nread), establishing the 
expression: 
 
 
 scanread
read
TT
N
=  (4.2) 
 
 
which normalizes to: 
 
 1read
read
T
N
=  (4.3) 
 
and where Nread are power of 2 values. Thus, the final image (H) can be 
expressed as: 
 
 ( , ) ( , )readH x y N E x y=  (4.4) 
 
As (4.4) suggests, an iteration number of 28 yields, a priori, to the appearance of 
the maximum white level in H, as an absolute white in I(x,y) will generate an event for 
every test program iteration. Considering a total iteration number of 256: 
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 ( , ) 256 1 256H x y = ⋅ =  (4.5) 
 
But, in practice, a maximum number of events is hardly ever attended due to the 
appearance of event collision effects. 
 
Additional image handling and analysis functions are also included in the main 
simulator, and in order to evaluate the different event arbitration rules. As a result, the 
majority of available reading strategies are checked: alternative row/column selection 
for all the criteria explained, in diverse order and priority, and random selection if draw. 
 
Since row/column selection is equivalent, simulation is decided to group pixels 
in rows. After image pattern generation, a first iteration is done for each arbitration 
method and event scanning speed. After that, best image quality settings are selected 
and processed again with refined mixed algorithms. Figure 4.8 shows the result of 
applying mixed techniques to one of the image patterns. Conclusions are presented 
below: 
 
? The best algorithm in terms of image sharpness per reading speed is the 
HNE. This method enhances high luminance image regions, and correct 
results are obtained above 256 readings per frame. 
 
? The RS algorithm is reasonably efficient in shape detection, as it detects 
gradually higher luminance levels depending on the iteration run number. 
 
? HNI arbitration performs a grey-level filtering, which will be interesting in 
contour detection. 
 
? LNR criterion results are slightly worse than random selection. 
 
? Double or mix criteria don’t offer evident improvement over simpler 
methods. 
 
? The remaining algorithms are rejected in first tests accordingly to their low 
efficiency. 
 
Generally, a high dependency on the reading speed is noticed, a requirement 
difficult to manage when using global buses, decreasing the overall system 
performance. DPS design will finally forgo area restrictions in pro to speed and power 
consumption reduction. Hence, the FPA architecture will be focused on the in-pixel 
predictive A/D conversion scheme (Figure 4.4). 
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Figure 4.8 Resulting acquired 128 x 128 pixel, 8-bit grey level images depending on arbitration rules and 
reading speed 
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4.2.3. In-Pixel ADC 
The adopted strategy of Figure 4. 9 extends the prior event-generation to full in-
pixel predictive ADC by means of a simple event integration (i.e. counter) as the digital 
filtering block inside the DPS. PDM feedback is provided by resetting the analog 
integrator, and output filter losses can be controlled by a frame initialization signal 
(init). Because all active pixels are accessed sequentially and synchronized at the end 
of the frame acquisition time, the drawback of event-read collisions is avoided, and a 
high-level, functional verification is not necessary. 
 
As depicted in Figure 4.10, image composition is performed locally in each 
pixel, though three main steps: charge integration, comparator quantification and digital 
counting. Every frame is decoded at Tscan and all rows are accessed simultaneously in 
the ROIC matrix, serially after integration. Control signals are the same for all the DPS 
in which the counter-binary shift functions can be integrated as a single, programmable 
internal register. 
 
 
Figure 4. 9 Proposed in-pixel predictive ADC  
 
 
Figure 4.10 In-pixel ADC global scheme  
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Chapter 5       
 DPS Design 
The DPS is the basic unitary active element of the FPA. This chapter presents 
all the new CMOS circuit techniques developed for the design of the in-pixel functional 
blocks. Every topology is widely explained and optimum strategies are chosen in terms 
of low-power consumption, compact design and integrability. A complete set of active 
stages are finally designed and ready to be integrated in full DPS cells. 
 
5.1. DPS Block Architecture 
Section  3.3. specifications lead to low-power, reduced area DPS CMOS circuits’ 
research, in which an only-digital I/O interface is a must. From the analog point of 
view, the former requirements will be complemented with the next circuit strategies: 
 
? Topologies which take maximum profit of each single MOS transistor in 
order to minimize the total number of per-pixel devices. 
 
? MOSFET operation in weak inversion (subthreshold region) in order to 
obtain high a gain-consumption ratio.  
 
? Self-biasing topologies for the internal generation of low-noise voltage and 
current references. 
 
? Not only area-saving but also technology-mismatching and noise-reduction 
layout techniques usage. 
 
On the other hand, the design of the digital block is oriented to: 
 
? Local modularity with low interconnection 
 
? Multi-functional logical blocks to be reused in time. 
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Figure 5.1 Simplified DPS architecture 
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Based on the above remarks, the selected ADC scheme and the considerations 
stated at the beginning of the documentation, the architectural model of the proposed 
system is shown in Figure 5.1. As a result, a fully digital imager is obtained, where a 
digital input map is supplied to the FPA for individual offset and gain tuning of each 
pixel, and the FPN compensated IR image is obtained as a digital output map. The DPS 
functional scheme is also depicted in the bottom part of the same figure, where Vcom and 
Isens are the common voltage and the individual output current of the IR sensor, 
respectively, while Cpar stands for the total input parasitic capacitance contributed by the 
sensor, the interconnection technology (either monolithic or hybrid) and the CMOS 
circuit itself.  
 
The DPS can be operated in two different modes: acquisition or communication. 
In the first case, the input blocks compensates Cpar and the DC dark current (Idark), so the 
effective signal Ieff, ideally proportional to the incoming IR power, can be codified by 
the spike-counting ADC and stored in the digital I/O block. During the communication 
phase, the digital block is reconfigured to allow at the same time both, the serial read-
out of the IR sample through qout, and the programming-in through qin at each frame. 
It is already important to note at this level that no external analog references are 
supplied on the DPS. In fact, by the proper serial connectivity of these cells inside the 
FPA, the individual programmability of Idark and the gain of the ADC can be managed at 
alternate frames. Dynamic offset cancellation (Idark) can be then achieved either by auto-
calibration methods or direct current programming through the DAC, whereas FPN 
correction and spatial contrast improvement of the IR image are encoded in the 
programming ADC gain sequence. 
 
Next Sections present different circuit topologies for the design of each one of 
the functional blocks depicted in Figure 5.1. Every technique is conceived to 
accomplish the mentioned requirements and is strictly verified by the use of extensive 
Cadence simulations.    
 
5.2. Input Signal Conditioning 
The main specifications for this input stage are a low enough input impedance, 
combined with a high-resolution subtraction of Idark. In this sense, the functional concept 
explained below is adopted.  
 
5.2.1. Operation Principle 
As any current-mode input circuit, the input capacitance limits the total system 
bandwidth. As a result, if current integration was performed in the self DPS input node, 
Cpar would impose a minimum value for the Ieff integrator capacitance (Cint.) Even if 
such capacitance was smaller than Cint, voltage variations in the image detector, together 
with its finite output resistance, would distort the integration. Thus, voltage in bumping 
pad should be kept invariable so as to operate Cpar at a constant charge and to be 
compatible with the broader range of detector output impedance. In this sense, the input 
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node regulator of Figure 5.2 is proposed, where zero voltage is fixed through the 
negative feedback loop so as to bias the IR sensor differentially to -Vcom.  
 
The input stage is also in charge of implementing the high-resolution subtraction 
of Idark. It is important to remind, at this point, that the Idark(µA)/Ieff(nA) current ratio is 
1000:1 (i.e. 60 dB, 10b) This restrictive specification automatically discards any 
technology mismatching sensitive topology, forcing the Idark subtraction to be achieved 
in the transistor output node, as depicted by the current source of the referred figure. 
 
 
 
Figure 5.2 General scheme of the DPS input stage proposal  
 
5.2.2. Compact CMOS Realization 
The CMOS input capacitance compensation circuit is implemented through M1-
M5 devices in Figure 5.3 and Figure 5.4. According to the general input resistance 
expression: 
 
 inin
in
Vr
I
=  (5.1) 
 
And the differential amplifier M1-M4 stage transfer function, according to the 
EKV [EKV95] small signal model is:   
 
 ( ) 1,21,2 1,2 3,4
1,2 3,4
mg
oamp in mg o o in
md md
g
V V g r r V
g g
= = +&  (5.2) 
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Iin can be expressed as: 
 
 ( ) 1,25 5
1,2 3,4
mg
in mg in oamp in mg
md md
g
I g nV V V g n
g g
⎛ ⎞= + = +⎜⎜ +⎝ ⎠
⎟⎟  (5.3) 
Thus, the resulting resistance is found to be: 
 
 
51,2 1,2
5
1,2 3,4 1,2 3,4
1 1in
in
mgmg mg
in mg
md md md md
Vr
gg g
V g n n
g g g g
= =⎛ ⎞ ⎛ ⎞+ +⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟+ +⎝ ⎠ ⎝ ⎠
 (5.4) 
 
Simplifying: 
 
 ( )21,2 3,4
5 1,2
md md N P t
in N P
mg mg sense
g g n n Ur
g g I
+ = λ +λ  (5.5) 
 
Where n, Ut and λ stand for the subthreshold slope, the thermal potential and the 
channel length modulation factor, respectively. In practice, resistance values below kΩ 
can be easily obtained, increasing the upper limit of Cpar above several pF. 
 
The upper part of the proposed circuits performs input offset subtraction in three 
different ways. The left side topology of Figure 5.3 uses the Switched Current (SC) 
copier implemented by M6: during calibration phase (cal=1 and no incident radiation) 
Idark is sampled and dynamically stored in the M6 non-linear gate capacitance (Cdark); 
just before acquisition time (cal=0) the latter current value is directly subtracted to Isens. 
This structure presents the advantage to be completely insensitive to technology 
mismatching, since the same M6 device is in charge of both Idark memorization and 
cancellation tasks. In order to improve the output impedance of the SC copier, the 
cascode M7-M9 is added. 
 
The right side of Figure 5.3 presents a wider dynamic range variant 
implementation of the same concept. Removing the M9 device, and disposing the M7-
M8 interconnections as depicted in the figure, a regulated cascode is obtained. The 
operation procedure is easily understood referring to Figure 5.3 and Figure 5.10. The 
low Ibias value force M8 (Figure 5.3), M1 (Figure 5.10) transistors to operate in the weak 
inversion, forward saturation region. Therefore, the M7 D-S voltage can be related: 
 
 7DS DDV V=
8
ln biast DD
S
InU V
I
⎛ ⎞− −⎜ ⎟⎝ ⎠ 1
ln biast
S
InU
I
⎡ ⎤⎛ ⎞−⎢ ⎥⎜ ⎟⎝ ⎠⎣ ⎦
 (5.6) 
 
Or simply: 
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Considering that M7 operates closely to weak inversion, saturation is achieved if 
(5.8) is accomplished: 
 
 7 3(5)DS tV U>  (5.8) 
 
so: 
 
 N
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10(50)n
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W We
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L
 (5.9) 
 
In practice, M8/M1 devices can be scaled to: 
 
 1 7
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μ
μ
μ
μ
⎫⎛ ⎞ = =⎜ ⎟ ⎪⎝ ⎠ ⎪ =⎬⎛ ⎞ ⎪= × =⎜ ⎟ ⎪⎝ ⎠ ⎭
 ∼ V  (5.10) 
 
as effective regulation is also extended to VDS7 values near saturation. This 
circuit is able to compensate Idark values in the 0,2–5μA range, with nA resolution, at the 
cost of higher switched noise sensitivity. 
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Figure 5.3 DPS CMOS input stage proposals for parasitic capacitance and offset self-compensation 
 
 
Figure 5.4 DPS CMOS input stage proposal for parasitic capacitance compensation and offset external 
tuning 
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However, input offset self-compensation requires the DPS to be periodically 
calibrated under zero-radiation conditions which are, in practice, really hard to grant. In 
order to provide Idark external programming, the circuit of Figure 5.4 is conceived, 
where the cascoded current source located in the left-side Figure 5.3 is adapted so as the 
analog memory M6 will be comprised into a switched D/A converter to generate an 
individual DPS Idark around a pre-established center value. The operation principle can 
be qualitatively described in three phases: during the first one (edac=0 and count=0) 
all capacitances are reset; in the communication phase (edac=1 and count=0) the 
entering code qin  together with clk generate by charge redistribution a programmable 
voltage level in Cmem; finally, in the acquisition stage (edac=1, count=1 and clk=0) 
this program is combined with the pre-charge in M6a and M6b to generate a final Idark 
control voltage that will be stored in the analog memory Cdarka+Cdarkb+Cmem+Csamp. If 
M6 is pre-charged to , charge redistribution results in: / 2DDV
 
 6
1
1 1
2 2 i
N
dark DAC N i
GB DD
idark DAC dark
C C pV V
C C C
−
=
⎡ ⎤⎛ ⎞= +⎢ ⎥⎜ ⎟+ ⎝ ⎠⎣ ⎦∑ −  (5.11) 
 
where VDD, p and N are the supply voltage, the programming-in digital code and 
its bit length. DAC operation will be explained in detail in chapter  5.5.   
 
5.3. Pulse Density Modulation 
As explained in Section  4.2. , a PDM predictive ADC approach is preferred for 
its relaxed analog requirements and digital low-noise performance. The converter high-
gain and band-limited input stage is synthesized as a first order integrator, which 
amplifies the low-frequency components of Ieff into a voltage (Vint) value, to be 
quantified at a given threshold (Vth) by a comparator. 
 
5.3.1. Operation Principle 
In order to achieve a fast frame rate, low values must be selected for the front 
analog integrator integration capacitance. In practice, intrinsic circuit capacitances can 
easily exceed the required resolution values compared to the chosen integrating 
capacitance, so the use of a capacitive trans-impedance amplifier (CTIA) is usually 
mandatory. 
 
Normally, the pre-amplification and CDS low frequency noise filtering functions  
[HAN06] are implemented in two cascaded stages, as shown in Figure 5.5, where Cpar 
and Cint stand for the input parasitic and integration capacitances, respectively. If CTIA 
noise and offset are not taken into account, the obtained Vint is: 
 
 
0
1 intT int
int ref eff ref eff
int int
TV V I dt V I
C C
= + +∫            1eff intBW T <<  (5.12) 
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where BWeff refers to the Ieff bandwidth. Then, for a fixed threshold value of 
Vint=Vth, the resulting Vpdm pulse frequency is ideally determined by the expression: 
 
 ( )_
1
pulse ideal eff
int th ref
f I
C V V
= −  (5.13) 
 
However, this standard topology requires the use of two capacitors, Cint and 
CCDS, reducing the available pixel cell area for other tasks. In order to improve Si area-
saving, the novel one-capacitor integration/CDS scheme of Figure 5.6 is proposed. Its 
principle of operation is the following: during frame initialization (init=1), the analog 
integrator based on Cint/CDS is not discharged at all, but samples the offset and the low 
frequency noise of the first stage by the virtual short-circuit of the amplifier; once in 
acquisition (init=0), the detector quasi-static effective current Ieff is integrated in Cint, 
with the equivalent noise voltage compensated in the previous phase. Finally, when the 
integrated signal Vint reaches the fixed threshold Vth, the comparator generates a PDM 
signal (Vpdm), which is sent to a digital counter and also fed back to the first stage as the 
reset signal; the ideal waveforms of this operation cycle are illustrated in Figure 5.7. At 
the end of the frame time Tframe, the asynchronous A/D conversion is completed and the 
state of the digital counter according to this ideal operation will be: 
 
 _ ( )
pulse frame
out ideal eff
frame int th ref
f T
w I
f C V V
= = −  (5.14) 
 
 
 
 
 
Figure 5.5 DPS classical integrator scheme for fast spike counting 
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Figure 5.6 DPS one-capacitor integrator scheme for fast spike counting 
 
 
Figure 5.7 Integrator operation according to ideal (a) and one-capacitor (b) integrator schemes. Reset 
times not in scale 
 
Unfortunately, due to low-current biasing levels in the analog integrator and the 
comparator blocks, or due to the low-voltage supply operation of switching devices, the 
Vpdm pulse duration in Figure 5.7(a) cannot be null in practice. Hence, some time is lost 
at each spike generation in order to reset the analog integrator, as depicted in Figure 
5.7(b). According to Figure 5.6, no integration in Cint is possible during this event time, 
so the resulting spike frequency in Figure 5.7(b) is decreased compared to Figure 5.7(a). 
This effect is especially noticeable at full-scale of Ieff, where the pulse period is 
comparable to the reset time causing saturation of the ADC curve. Furthermore, in case 
of non-quasi static Ieff levels (e.g. particle detection applications), charge loss during 
reset is no longer predictable (i.e. non-compensable by digital processing) and it may be 
already dominant at the lower range of the ADC curve. Anyway, the reset time normally 
forces to waste more power in the analog blocks of the DPS in order to achieve the 
desired fast frame rate performance. The spike frequency also depends on Treset (pulse or 
reset time) as described in (5.15). 
 
 ( )_
1
pulse real
reset int th ref eff
f
T C V V I
= + −  (5.15) 
 
70 Josep Maria Margarit Taulé June 2008 
 
5.3. PULSE DENSITY 
MODULATION 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
telecom
BCN
 
 
 
Josep Maria Margarit Taulé 
June 2008 71 
so, according to (5.16) the digital counter final value will be: 
 
 _ __
_
_
1
pulse real frame out ideal
out real
resetframe reset pulse ideal
pulse ideal
f T w
w Tf T T
T
= = =+ +
 (5.16) 
  
 
Figure 5.8 DPS reset-insensitive integrator scheme for fast spike counting 
 
 
 
Figure 5.9 Integrator operation according to ideal (a) and reset-insensitive (b) integrator schemes. Reset 
times not in scale 
 
In order to overcome reset time issues, the alternative approach of Figure 5.8 is 
also proposed, which does not use a hard short circuit but a novel switched-capacitor 
technique to reset Cint [MAR08b] [PAT08]. The principle of operation is as follows: 
during frame initialization (init=1), the analog integrator is reset , while Creset/CDS 
remains connected to Vint; once in acquisition (init=0), the effective sensor quasi-
static current Ieff is integrated in Cint while Creset/CDS is tracking the offset, the low 
frequency noise itself of the first stage; finally, when the fixed threshold Vth is reached, 
the comparator generates a pulse, which is sent to the digital counter and cause Creset/CDS 
to be connected to the input of the analog integrator. As a result, the charge stored in 
Cint is compensated by Creset/CDS and the reset is performed. 
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However, and unlike the one-capacitor topology of Figure 5.6, this novel 
strategy does not block the integration in Cint during the event time. In fact, the 
proposed scheme behaves like an analog APS design from this viewpoint, as the 
integrator is operating in continuous time during the full frame. Thus, integration of 
both the charge coming from Ieff and from Creset/CDS is linearly combined in Cint during 
the reset phase, as illustrated in Figure 5.9(b). In consequence, the spike frequency is no 
longer dependent on the reset time and matches the ideal target of Figure 5.9(a), leading 
to the ideal final count expression (5.14). 
 
Even in case of technology mismatching between Cint and Creset/CDS, its effect is 
equivalent to small offset in Vth, so causing negligible gain errors compared to the 
process deviations of the Cint absolute values. In practice, just a minimum reset time is 
required to ensure complete charge redistribution between Creset/CDS and Cint, but its 
particular value is not relevant. Furthermore, since Creset/CDS is continuously sampling 
the offset and the low frequency noise of the analog integrator, it already implements 
the CDS function. Hence, the CCDS element in Figure 5.5 can be avoided, and not more 
than two capacitors are finally needed. 
 
5.3.2. Compact CMOS Realization 
The reset-insensitive strategy is a completely novel topology which needs 
further study previously to pixel integration, so is considered to be a strong alternative 
for future pixel architectures. Nevertheless, a CMOS compact circuit has been designed 
for the second spike-counting one-capacitor integrator of Figure 5.6. Considering Ieff as 
the input generated signal, the Pulse Density Modulation CMOS circuit of Figure 5.10 
is proposed, based on the one-transistor capacitive trans-impedance amplifier (CTIA) 
built around M9. 
 
The main advantages of such a topology can be summarized as follows: 
 
? Larger resolution in the offset cancellation described in Section  5.2. , since 
voltage variations are minimized in the input block terminal. 
 
? Better Idark analog memory retention due to the same effect, as the calibration 
switch is not affected by Vint. 
 
? Less static power consumption due to the class-AB M9 configuration: the 
low Ibias levels (typically nA), that yield to a good resolution for small Ieff 
values, are made compatible with high full-scale values eff biasI I . 
 
? Better control on the physical design of the floating integration capacitor Cint, 
independently to parasitic capacitances present in other nodes (e.g. ground), 
specially for sub-pF Cint values. 
 
? Larger Vint dynamic range and simpler implementation since ground is used 
as Vref.   
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Figure 5.10 DPS CMOS analog integrator (left) and 1-bit A/D converter (right) 
 
A novel 3-switch reset scheme is proposed for this CTIA to ensure fast reset 
times under low-power operation, implementing CDS by copying the output noise of 
M1 in Cint during the reset phase. The pre-amplified signal Vint is then quantified at 1-bit 
by comparator M2-M11 according to the given threshold Vth, as shown in Figure 
5.10(right). Due to the individual tuning of Vth, discussed in Section  5.5. , the topology 
of this comparator is optimized for high input and output ranges. Furthermore, the 
proposed comparator combines a very low static Ibias with the dynamic current biasing 
supplied by M8 during pulse transitions. As a result, low-power operation and fast reset 
times are obtained. Once the spike is generated, the feedback of Vpdm to the CTIA 
causes the comparator to return to its previous state. Thus, under constant Ieff and zero-
potential Vref, and supposing depreciable reset times, the closed loop operation of Figure 
5.10 leads the fpulse expression (5.16) to: 
 
 
N N
_
0
1 1
int
pulse eff pulse ideal
int th
reset int th ref eff
T
f I
C V
T C V V I
=
= =⎛ ⎞⎜ ⎟+ −⎜ ⎟⎝ ⎠
f=  (5.17) 
 
5.4. Digital Filtering and Read-Out 
As discussed in Section  5.1. , the PDM low-pass filtering of predictive A/D 
conversion is performed in the digital domain. The following requirements have been 
added to basic functional specs: 
 
? Reuse as an I/O communication interface, in order to reduce the total amount 
of Si area employed. 
 
? Digital integration saturation or binary overflow management 
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? High modularity in order to fit different dynamic range applications (i.e. 
selecting the number of bits N). 
 
5.4.1. Operation Principle 
Since acquisition integration is non overlapped in time with I/O communication, 
the reusable circuit implementation is presented in Figure 5.11, where count and init 
stand, respectively, for the acquisition enabling and initialization. Basically, two 
operation modes are configured: during acquisition (count=1), the binary spikes Vspike 
are digitally integrated by a ripple counter made of T-type flip-flops; during I/O 
communication (count=0), a scanning path is implemented using a shift register of D-
type flip-flops, which in turn connects all the DPS cells along the row/column of the 
FPA. For a given frame frequency and using the PDM circuit of Figure 5.10, the ideal 
value of the digital word in the register at the end of each frame corresponds to the 
expression: 
 
 __
pulse ideal frame
out ideal eff
frame int th
f T
w
f C V
= = I  (5.18) 
 
The double filtering nature of Ieff is reflected, for the same dynamic range, on the 
existing direct dependence between Cint and the counter bit resolution (N): int 2
NC −∝ . 
Hence, 1-bit resolution increase of the latter is equivalent to reduce the integration 
capacitance by two. From another point of view, even though reducing Cint will add 
noise to analog integration, the digital filtering performed afterwards will compensate 
such effect, acting as a coarse+fine double-stage. 
 
 
Figure 5.11 DPS shared digital integrator (as ripple counter for count=1) and I/O interface (as shift 
register for count=0) 
 
5.4.2. Compact CMOS Realization 
The CMOS unitary cell of the referred digital block is shown on top of Figure 
5.12; the equivalent counting-mode (centre) and serial-communication (bottom) circuits 
are also included. During digital integration, the biestable operates as an asynchronous 
T-type flip-flop controlled by the falling edge of the input signal Vpdm, in case to be 
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placed as the first bit, or by the output bit of the previous flip-flop. On the other hand, 
serial-communication is performed through the D-type flip-flop configuration 
synchronized with the falling edge of the clock signal. In order to avoid invalid edge 
detections, clock signal rests low after the last communication period and return to high 
immediately before the next scan. 
 
Both configurations use the basic static master-slave or sample & hold structure 
together with an additional AND initialization gate. Clock synchronism is not required 
in acquisition phase since the counter operates as an isolated module during this time. In 
fact, the T-type flip-flop is significantly simplified using direct feedback from the 
negative output to the master input, and the external input as the loop switch control 
signal. 
 
 
 
Figure 5.12 DPS CMOS basic multi-functional digital module scheme 
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The reset block is designed for good counter-mode compatibility, as the register 
initialization is only necessary when acquiring. Moreover, the shift register doesn’t need 
any additional control signal for resetting; a serial programming of the ‘0’ value would 
be enough. Initialization is finally achieved at sample time by a standard NAND, in 
which first master inverter is included. This topology forces a high output value to the 
first latch, independently to the flip-flop output state, for 1init = . Thus, if the slave 
output is ‘1’ when reset is activated, this value will be isolated from the circuit by the 
NMOS block of the NAND and the second latch will be updated to ‘0’. In other case, 
the flip-flop will remain as before. 
 
The entire block but the output inverter is implemented with minimum W-L. The 
aspect ratio of this single gate will be high enough to permit scanning speeds such as 10 
Mbit/s, in other words, it will be able to generate enough current to charge and 
discharge an associated 2pF packaging capacitance in less than 100 ns. 
 
One of the main disadvantages of the ripple counter relies on its cyclic behavior, 
which is open to any possible saturation or overflow of the digital integration. This 
effect can be avoided by the inclusion of an overflow detector (qout(i)=1 for i=1..N). 
Two options were considered, at first, for the detector synthesis. For a selected 
resolution of N bit: 
 
? To use the classical static logic AND, together with a switch in the counter 
input. A non-modular proposal, with high area requirements: 
 
 N N2 2
switchAND
N ⋅ +  transistors (5.19) 
 
 
? Local overflow detection allows a distributed internal implementation for 
each flip-flop. This implementation can be simplified to: 
 
 transistors (5.20) N
PMOS AND
N
The latest technique is finally adopted as depicted in Figure 5.13. The Venable 
signal directly disables acquisition if full-scale is reached. 
 
 
Figure 5.13 DPS digital counter overflow control scheme 
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5.5. Individual Gain Tuning 
It is convenient to provide some individual gain programming mechanism at 
pixel level in order to: 
 
? Perform FPN cancellation: As explained in Section  3.1.4. , geometrical, 
electrical and thermal mismatching between both detectors and read-out 
circuits origin asymmetries in transfer functions of the FPA pixels, even 
under uniform radiation. An external and individual sensitivity control would 
compensate this undesired effect. 
 
? Implement AGC techniques: Even though FPN noise will not manifest, it 
is usually interesting to perform an Automatic Gain Control at pixel level to 
provide better contrast in FPA regions where the average incident radiation 
considerably differs (e.g. the typical problem of a dark tunnel seen from the 
bright outside).   
 
5.5.1.  Operation Principle 
Individual gain tuning is achieved through the switched-capacitance DAC 
scheme of Figure 5.14. Its principle of operation is the same as in Figure 5.4, in order to 
obtain a programmable analog Vth value for increasing/decreasing pulse generation 
frequency. 
 
 
Figure 5.14 DPS individual gain tuning scheme 
 
Circuit can be considered as a charge redistribution D/A converter. The circuit is 
based on the equivalence: 
 
 Q CV=  (5.21) 
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DAC operation is disabled mostly the communication phase (edac=0) and the 
Vth value is reset to zero. In the last N cycles of the referred phase the conversion is 
performed (edac=1): Csamp capacitance is sequentially pre-charged depending on the 
programming code bits (bi), according to the expression: 
 
 samp i DDV bV=  (5.22) 
 
Being the charge cyclically redistributed with Cmem, so the first cycle pre-charge 
value is: 
 
 mem DDQ C V=  (5.23) 
 
From now on, the output voltage will depend on the previous Q value: 
 
 th
samp mem
QV
C C
= +  (5.24) 
 
Applying (5.23) in (5.24), an instantaneous voltage value is obtained as: 
 
 ( 1)( )
mem DD th i
th i
samp mem
C V V
V
C C
−+= +  (5.25) 
 
Once both capacitances are designed to have the same value: 
 
 ( )th i
C
V = ( 1)
2
DD th iV V
C
−+ ( 1)
2
DD th iV V −+=  (5.26) 
 
Vth instantaneous value is stored throughout the conversion, following the 
expression: 
 
 
0
1
2
1
2
2
2
2
DD init
DD
N DD
N DD
th
b V V bV
b V b V
V
−
−
+ +
+
+ +
=
%
 (5.27) 
 
Finally, during acquisition phase (clk=0), the Vth final value is saved in the 
equivalent Csamp+Chold capacitance. Supposing an initial reset to zero (i.e. Vinit=0), the 
DAC generates a resulting ideal threshold reference: 
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1 2
N
N i
th DD i
i
bV V −
=
= ∑  (5.28) 
   
The scheme of Figure 5.14 presents the next advantages: 
 
? No extra time is required for the program-in. 
 
? In case not to require gain tuning, it can be effortlessly disabled by fixing to 
‘1’ all the incoming qin (i.e. physically connecting the corresponding input 
pin to VDD) whereas the edac pulse duration is limited to the last 
programming clock cycle, so the centered reference threshold 
2
DD
th
VV =  is 
obtained. 
 
5.5.2. Compact CMOS Realization 
The CMOS circuit of Figure 5.15 implements the switched DAC function of 
Figure 5.14. The employed compact charge redistribution topology is especially 
sensible to any current injection in both sample and hold stages. Three basic points have 
to be considered when designing this circuit: 
 
? Sample and hold clock signals must not to be overlapped in order to avoid 
any undesired capacitance charge redistribution. 
 
? Signal paths to sample/hold capacitors must be as clean as possible (i.e. 
minimum number of devices in the way). 
 
? Charge injection and capacitive coupling phenomena of MOS switches must 
be compensated by the addition of dummy switches [EIC89]. 
 
As depicted in Figure 5.15, the sample input path is implemented rail-to-rail 
through MP and MN. Both devices are controlled by sample control logic, two (PMOS 
and NMOS) combinational functions with three inputs: edac, qin and clks (or its 
complementary), which stands for the DAC enable signal, the input bit signal and the 
non-overlapped sample clock signal. The logic circuit of Figure 5.15(top) is used in 
order to avoid such overlapping. The topology is based on the well-known R-S latch, 
where the input inverter delays the negative clock path in order to synthesize separate- 
in-time Q and Q  transitions; a second inverter is added afterwards for the 
complementary gate control of switches. 
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Figure 5.15 DPS DAC compact CMOS realization 
 
All the resting switches of the main path are made using the double PMOS-
NMOS topology with their corresponding half-width dummies. Minimum length is used 
and multiple minimum-width fingers are implemented to ensure proper matching 
conditions. Once previous requirements are achieved in the schematic, the physical 
implementation of the DAC circuit presents further challenges due to its high 
dependence of parasitic capacitances, which straightly unbalance the capacitance unity 
ratio. Hence, a fine routing capacitance adjust is necessary to accomplish with the 
required resolution specs. Figure 5.16 exemplifies DAC conversion results before and 
after parasitic adjustment, for a supply voltage of 3.3V and a 10-bit code resolution. The 
existing direct lineal proportionality between absolute error and charge-discharge-cycle 
sequence can also be appreciated. 
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Figure 5.16 DAC linearity simulation before (top) and after (bottom) parasitic adjustment 
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5.6. Self-Biasing 
As stated in the third chapter, mostly of the mixed DPS realizations reported in 
the literature generate the required I/V references at system level. The developed DPS 
system locally generates all biasing references. Advantages are clear: 
 
? Common bias crosstalk avoidance between DPS cells. 
 
? FPA technological connectivity (i.e. number of metal layers) simplification. 
 
? Reduction of technology mismatching effects. 
 
? Simplification of the external discrete ROIC acquisition system. 
 
On the other hand, local bias also present new design challenges: 
 
? Low-power locally-generated references are not easy to be generated. 
 
? Technological dependence of the bias circuit. 
 
? Extra pixel area required for block synthesis. 
 
5.6.1. Operation Principle 
A new Log-Companding design approach is used to allow strong supply scaling 
for the PTAT generator. Both I and V variables can be represented by the general 
signals y and x: 
    
 k
S
Iy
I
∝    ij
t
V
x
U
∝  (5.29) 
 
 where Ik stands for the physical terminal current (e.g. anode or collector), Is 
corresponds to some specific current including technological, geometrical and thermal 
parameters. In an equivalent way, Vij symbolizes the differential voltage between device 
terminals (e.g. anode-catode or base-emitter) normalized to the thermal potential (Ut). In 
fact, the specific constants of proportionality in (5.29) depend on each particular 
semiconductor device. 
 
From the general device-independent y/x nomenclature described above, 
/ij tx V U∝ , so obtaining a PTAT reference is equivalent to synthesize a constant value 
in the compressed domain. The basic idea consists on describing the PTAT voltage 
generator as a Log amplifier (G) within a fixed attenuation feedback (1/P) as depicted in 
Figure 5.17. Due to the feedback loop, the controllable amplifier operates at forced 
input and output and the control port (xref) becomes the effective result. 
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Figure 5.17 Log companding proposal for the PTAT generator 
 
The controllable Log Amplifier is designed to exhibit the following gain: 
 
 refxout
in
yG e
y
=   (5.30) 
  
Moreover, feedback in Figure 5.17 sets 1GP ≡ , causing the control terminals of the 
amplifier to exhibit: 
 
 lnrefx P=  (5.31) 
 
so the desired PTAT reference Vref is obtained due to the normalizing factor Ut 
in (5.29), while low voltage operation is achieved by its log compression respect to 
circuit currents. The corresponding current reference (Iref) can be easily synthesized 
through an attached impedance at the control port Vref. Linearity of this load element is 
only necessary in case of additional PTAT specifications for Iref. 
 
An important design parameter of any reference is its accuracy. In this case, the 
main source of uncertainty in equation (5.31) comes from the resolution of P factor. 
Hence, it is convenient to express the relative accuracy on xref in terms of: 
 
 
ln(1 ) 1
ln ln
ref
ref
P
x PP
x P P
Δ+⎛ ⎞Δ
P
Δ⎛=⎜ ⎟ ⎜⎜ ⎟ ⎝ ⎠⎝ ⎠
 ⎞⎟           P PΔ <<  (5.32) 
 
Due to the log dependence on P, maximum xref sensitivity occurs at 1P +→ , 
whereas xref robustness increases for . Thus, high sensitivity should be avoided 
in favor of maximum P ratios, so larger xref vales. In implementations of 
P →∞
Figure 5.17, 
ΔP is typically associated to technology mismatching at transistor level, and must be 
taken into account during the design process as described downwards. 
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5.6.2. Compact CMOS Realization 
From a circuit viewpoint, fixed feedback 1/P can be obtained through simple 
geometry scaling (i.e. current mirrors), while the logarithmic gain G will be synthesized 
through Gate Driven – Source Controlled (GD-SC) topologies. The compact CMOS 
circuit of Figure 5.18 takes profit on the subthreshold MOS operation principle in order 
to bias low-power static consumption devices [SER03]. The core of this circuit is the 
proportional to temperature (PTAT) voltage generator M1-M4, where the M3-M4 
current mirror topology force equal current values in the branches: 
 
 1 2 3 4M M M M refI I I I I= = = =  (5.33) 
 
Supposing weak inversion, direct saturation operation of M1 and M2 (GD-SC 
cell), and applying Table 2.2 expressions: 
 
 1
2
refnode TO
tt
node TO
t
VV V
UnU
M S
V V
nU
M S
I PI e e
I I e
⎛ ⎞⎛ ⎞− −⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝
⎛ ⎞−⎜ ⎟⎝ ⎠
=
=
⎠
 (5.34) 
 
Thus: 
 
node TO
t
V V
nU
SP I e
⎛ ⎞−⎜ ⎟⎝ ⎠
ref node TO
t t
V V V
U nU
Se I e
⎛ ⎞ ⎛ ⎞−−⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠=  (5.35) 
 
So the resulting gain expression from (5.30) is: 
 
 
ref
t
V
UIoutG e
Iin
=   (5.36) 
 
Operating, (5.37) expression is obtained: 
 
 lnref tV U P=  (5.37) 
 
It can be appreciated that the generated reference voltage is directly proportional 
to the absolute temperature through Ut, with a typical <100mV value for P~10. 
 
As: 
 
 ref DD TOV V V−  (5.38) 
 
For the employed technology it results: 
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 NN N N N
2
5 3.3 0.5 60150
1 0.4
3 45
100bias DD TO ref
A V V mV
V
WI n V V V
L ≈
⎛ ⎞⎛ ⎞ − <⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠

μ
β nA  (5.39) 
 
It is proven to be possible to obtain low voltage (mV) and low current (nA) bias 
values in order to reach the desired power saving. 
 
Circuit start-up is depicted in Figure 5.19 for different power supply rise-time 
octaves. The minimum time is about 6μs, while there is no appreciable delay over the 
16 μs input power rise-time. 
 
5.6.3. Mismatch Study 
Thanks to the high overdrive of M5, the absolute process variations of Ibias are 
reduced to β, while technology mismatching is mainly caused by P through Vref. For the 
latter, sensitivity basically depends on the M1-M2 PTAT core threshold voltage 
mismatching. Since: 
 
 ref refI VΔ ∝ Δ  (5.40) 
 
With equations: 
 
lnref tV U
P P
P=
Δ   (5.41) 
 
It can be written: 
 
 
( )ln ln ln 1ref t t
ref t
PV U P P P U
P
PV U
P
Δ⎛ ⎞Δ = + Δ − = +⎡ ⎤ ⎜ ⎟⎣ ⎦ ⎝ ⎠
ΔΔ 
 (5.42) 
 
Otherwise, Pelgrom’s law states: 
 
 
1,2
( ) 1
( )
TOVTO
t r
AVP
P nU nVWL
Δ⎛ ⎞ =⎜ ⎟⎝ ⎠ 
σσ
ef
 (5.43) 
 
where W, L are, in that order, the transistor width and length, and AVTO stands 
for the threshold voltage mismatching constant. Therefore, absolute and relative voltage 
variance can be expressed as: 
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Figure 5.18 DPS CMOS built-in generator 
 
 
Figure 5.19 PTAT start-up parametrical simulation for a variable power supply rise-time 
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 ( )
1,2
1
( )
TOV
ref
A
V
nWL
Δ =σ  (5.44) 
 
1,2
1
( )
TOVref
ref ref
AV
V nWL
⎛ ⎞Δ =⎜ ⎟⎜ ⎟⎝ ⎠
σ
V
 (5.45) 
 
So absolute variance only depends on the device area (WL), whereas relative is 
inversely proportional on P. It is obvious that such sensitivity can be improved if both 
higher Vref values ( ) and larger M1, M2 devices are chosen. 1P
 
TOV
A  values for the AMS C35 CMOS process [AMS03] are: 
 
  (5.46) 
16
9.6TOV
PMOS mV m
A
NMOS mV m
→⎧ ⎫⎨ ⎬→⎩ ⎭
μ
μ
 
so device contributions can be balanced as follows: 
 
 
216 2.78 3
9.6
PMOS
NMOS
WL
WL
⎛ ⎞= =⎜ ⎟⎝ ⎠ ∼  (5.47) 
 
 Hence: 
 1 1
1 3NMOS PMOS
W m W
L m L
m
m
μ μ
μ μ
⎛ ⎞ ⎛ ⎞= ⇔ =⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠  (5.48) 
 
where the 3:1 ratio is established lengthen the transistor channel to optimize the 
PSRR. 
 
Figure 5.20 contains the PSRR characterization of Vref and Ibias. Vref is the most 
sensible variable leading to values slightly over the 50 dB for a cut-off frequency of 50 
kHz, while Ibias is almost independent to supply variations. 
 
Figure 5.21 shows the result of a 1000-samples Vref, Ibias Montecarlo technology 
mismatching analysis of the PTAT, for P=10, and T=27ºC. Both variables have a 
Gaussian behavior and, as previously explained, Vref is affected by major dispersion. 
Process deviation analysis results for same conditions are depicted in Figure 5.22, 
whereas mixed simulation results in Figure 5.23 statistics. As expected, process 
variations have more influence over Ibias, due to β divergences, and distributions are 
close to being uniform. Yellow boxes stands for sample grouping, while orange is used 
to plot the approximate probability density function. 
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Figure 5.20 PSRR characterization of Vref (lilac) and Ibias (orange) 
 
 
Figure 5.21 Montecarlo histogram of the Vref and Ibias technology mismatching analysis 
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Figure 5.22 Montecarlo histogram of the Vref and Ibias process deviation analysis 
 
 
Figure 5.23 Montecarlo histogram of the Vref and Ibias, for a mixed technology mismatching - process 
deviation analysis 
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Chapter 6                          
Industrial Application:   
 A Low-Power and Fully Tunable
 Digital Imager for Uncooled 
 IR Fast Cameras 
This chapter presents industrial FPA designs in which all the new circuit 
techniques proposed in this work are applied. The novel CMOS topologies for self-
biasing, input conditioning, mixed A/D integration and I/O communication are used 
here to implement different pixel, matrix size monolithic and hybrid FPAs for strategic 
customers. Overall specifications for the ROIC are described as long as the 
experimental results for the full-custom synthesis. Both test vehicle design and 
procedure are also explained. 
 
6.1. Concept and Specifications 
This Section describes in brief the development of SEADIR, a camera 
processing core for uncooled IR fast imaging, as a complete application example for all 
the proposed FPA construction strategies and the basic building blocks presented, 
respectively, along  Chapter 4 and  Chapter 5. This project is a join venture between 
, the industrial customer exploiting the IR PbSe based detector technology 
developed at CIDA, and  (Centre Nacional de Microelectrònica – CSIC), as 
the design center. 
INSTITUT DE MICROELECTRÒNICA DE BARCELONA CSIC
 
The customer request consists on the development of a fully-digital, low-power 
ROIC and its associated modular hybrid FPA interface. As described in the design 
proposal of  Chapter 3, the required pixel will operate at supply voltages of 3.3 V under 
a very low-current consumption. Moreover, electrical performance and programmable 
capabilities of the resulting ASIC must fit operational requirements, all using a 0.35μm, 
June 2008 FOR AST NFRARED MAGERS
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? Local bias 
 
? Input conditioning (Offset cancellation and parasitic capacitance 
compensation) 
 
? A/D Conversion Digital-only 
 
? I/O interface 
 
? Individual gain tuning 
 
And must accomplish with the overall specs detailed in Table 6.1: 
 
Description Value Units 
Dark current range 0.5-2 μA 
Maximum input capacitance >10 pF 
Signal range 1-1000 nA 
Integration time 1 ms 
Program-in/read-out speed 10 Mbps 
Supply voltage 3.3 V 
Power consumption <10 μW 
Size <200x200 μm 
Read-out resolution >8 bit 
Table 6.1 Operational specs for the industrial DPS design 
 
At present, three main layout realizations of the DPS have been developed for 
the selected application [MAR07] [MAR08a]. A test vehicle is created for each version, 
and experimental characterization is performed as a physical validation stage. Matricial 
ROIC structures are also integrated for the two (CM and MH) lines of work, and sent to 
the detector supplier in order to verify full system performance. The current goal is to 
confirm the feasibility of such a design in order to obtain even more compact and 
reliable future generations. 
6.2. FULL-CUSTOM FPA 
IMPLEMENTATION 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
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6.2. Full-Custom FPA Implementation 
Once the specifications for each stage are set, all the novel CMOS circuit 
techniques proposed in the previous chapter are used in the synthesis of each DPS 
block. Accurate layout procedure is applied on physical implementation, as it has a 
strong influence on analog circuits. Special emphasis is dispensed to the mismatching 
reduction of parameter VTO in order to reduce the total FPN, with even a harder 
influence in the MOS weak inversion region of operation. Device perimeter, substrate 
orientation, surrounding layers and assembly gradients are also effects which must not 
be overlooked, as they can considerably vary the desired system behavior. Another 
relevant error source is switching-noise coupling from digital to analog circuits, 
especially in low-voltage designs. 
 
Hence, full-custom design work focuses on reduction of the previous 
phenomena; device mismatching is prevented using the general techniques of Table 2.6, 
whereas the latter is minimized through the following rules: 
 
? Use of guard rings to isolate analog and digital circuits; these stacked 
contacts perform their function by collecting the leakage currents. 
 
?  Avoidance of analog-digital crosstalk, in order to reduce capacitive 
coupling. Therefore, maximum inter-path distance is desired, with special 
accent to high impedance nodes and high-frequency switching signals. 
 
? Independent supply of analog and digital circuits from power pad. In this 
way, perturbations related to transient current consumption peaks are 
reduced since both power paths don’t share their equivalent series resistance. 
 
All the existing pixel generations adopted prior recommendations; their features 
are explained in the next lines. 
 
6.2.1. Generation 0: The First Prototype 
Conceived as a first dummy prototype, the zero-generation DPS was designed as 
an overall synchronous strategy concept demonstrator. Based on the structure of Figure 
6.1(top), this initial version includes the dark current self-cancellation schemes 
described in Section  5.2.2. , together with preliminary, simple CMOS circuit 
implementations in order to validate the conceived general architecture. The simplified 
CMOS topology used for pulse density modulation is depicted in Figure 6.1(bottom). 
Note how a simple double-switch scheme is employed, whereas pulse generation is 
achieved through the regenerative comparator M14-M17. 
 
The DPS cells of this library share the basic design parameters of Table 6.2, the 
I/O diagram of Table 6.3, as well as the same digital protocol shown in the chronogram 
of Figure 6.2, where X, p and w stand for the number of serially-connected DPSs, 
typically the width or height of the FPA, the length of the programming word and of the 
reading word, respectively.  
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The layout of the cascoded offset self-compensation DPS cell is shown in Figure 
6.3. This early scheme was oriented to hybridization, which permitted to use the last 
metal not only for detector inter-connection but for internal routing. The entire design is 
then integrated to obtain the minimum operative pixel-size layout in order to get a first 
impression about both area-size limits and performance of the conceived global 
architecture. Thus, a reduced number of elements are employed in the synthesis, 
yielding to final dimensions slightly smaller than 100x100μm.  
 
Based on the initial design experience, the FPA-oriented Compact-Monolithic 
(1st-generation) and Modular-Hybrid (2nd-generation) versions of the active pixel were 
released. Both designs correct the weak points observed in 0-generation zero tests (see 
Section  6.3. ) and adapt their pitch to updated detector dimensions. 
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Figure 6.1 Generation 0 DPS global scheme (top) & pulse density modulation CMOS topology (bottom). 
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Variable Value Units 
Ibias 60 nA 
Cint 0.5 pF 
Cmem,samp 100 fF 
N 10 bit 
P 12 - 
Table 6.2 Zero-generation DPSs design parameters 
 
Name Type Direction Comments 
vdda/d P - Analog/digital power 
gnda/d P - Analog/digital power 
cal D I Idark calibration enable 
clk D I Read-out clock (at falling edge) 
count D I Acquisition/ re  selector and analog ading
integration initialization 
edac D I Vth programming enable 
ninit D I Digital integration initialization (active at low) 
qin D I Serial communications input 
qout D O Serial communications output 
Table 6.3 Zero-generation DPSs I/O (P-Power, D-Digital, I-Input, O-Output) 
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Figure 6.2 Zero-generation DPSs common control chronogram (example for N=10, typically 
,  and ) 1mscalT  1msintT  100nsclkT 
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Figure 6.3 Physical layout of a zero-generation DPS cell. Metal-4 power lines (top) and metal-3 
digital I/O, basic blocks (bottom) 
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6.2.2. Generation 1: The Compact Monolithic FPA 
The first-generation DPS (Figure 6.4) is intended for post-processing the PbSe 
sensor on top of the CMOS circuit in order to obtain a monolithic IR imager. For such a 
purpose, the top metal layer of the CMOS technology is entirely devoted to define the 
two terminals of the PbSe detector (Figure 6.7): the grille common bias Vcom and the 
inverted U-shape individual terminal collecting Isens; the bonding aperture has a width of 
20μm, whereas the resulting metal shape is a little wider as pointed in the design rules. 
In this case, pixel pitch is limited by the loss of the fourth metal level for the CMOS 
layout design, and by the lithography of the sensor post-processing itself (200x200μm). 
 
In this generation, DPS integrates the dark current external compensation 
topology of Figure 5.4, through the inclusion of an additional switched-DAC, and all 
the remaining ultimate compact CMOS block realizations described in  Chapter 5. The 
larger pixel pitch is used to include the dual DAC approach and to improve DACs 
reliability (i.e. increasing by three its capacitance values and improving matching 
between Csamp and Cmem), as well as to introduce some layout adjustments (i.e. 
providing better isolation between analog and digital circuits, and reducing biasing 
noise coupling by the inclusion of additional current mirror stages). Both 1st and 2nd 
generations share Table 6.4 parameters, as well as the I/O diagram of Table 6.5.  
 
Every pixel of this library can be operated as explained in Figure 6.6. The 
procedure consists of two main phases: an initial Idark tuning, which performs a 
dichotomic search of the offset compensation value for a given mid-scale Vth, and the 
basic dual-frame routine, that alternatively programs the two variables for every 
standard acquisition cycle (Figure 6.5). The preliminary tuning only requires N 
iterations, where N stands for the number of Idark programming bits. In case further 
compensation will be required, offset variations would only affect the LSB and so even 
less iterations would be needed. 
 
The layout of the 200x200μm DPS cell is depicted in Figure 6.8, including both 
detector bias terminals. The double-DAC scheme can also be noticed, in which 
common-centroid techniques and dummy capacitances are used for the physical 
implementation. The first FPA system is constructed as the 16x16 1st-generation DPS 
matrix of Figure 6.9, with a pitch of 200μm, and approximate total dimensions of 
3.4mm x 4.8mm. Since inter-DPS communication is performed at row level, the I/O 
wire-bonding pads are distributed at both matrix sides (see Figure 6.10), where the rows 
can be interlaced depending on final application specifications. The I/O diagram is 
almost the same as detailed in Table 6.5, with exception of the multiple sixteen 
communication lines (as many as the integrated matrix rows) and the inclusion of the 
Vcom signal in order to bias the PbSe sensor.  
 
telecom
BCN
 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
CHAPTER 6. INDUSTRIAL 
APPLICATION 
 
 
 
 
 
 
 
 
 
 
Figure 6.4 1st generation DPS global scheme 
 
Variable Value Units 
Ibias 60 nA 
Cint 0.5 pF 
Cmem,samp 300 fF 
N 10 bit 
P 12 - 
Table 6.4 1st/2nd -generation DPSs design parameters 
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Name Type Direction Comments 
vdda/d P - Analog/digital power 
gnda/d P - Analog/digital power 
cal D I Idark/ thV programming selector 
clk D I Read-out clock (at falling edge) 
count D I Acquisition/ reading  selector and analog 
integration initialization 
edac D I Idark, Vth programming enable 
ninit D I Digital integration initialization (active at low) 
qin D I Serial communications input 
qout D O Serial communications output 
Table 6.5 1st/2nd-generation DPSs I/O (P-Power, D-Digital, I-Input, O-Output) 
 
 
Figure 6.5 1st/2nd -generation DPSs control chronogram (example for N=10, typically  and 
) 
1msintT 
100nsclkT 
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Figure 6.6 General 1st/2nd-generation DPS operation routine proposal 
 
Figure 6.7 1st -generation DPS top metal apertures layout  required to contact the PbSe detector  
 
102 Josep Maria Margarit Taulé June 2008 
 
6.2. FULL-CUSTOM FPA 
IMPLEMENTATION 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
telecom
BCN
 
 
 
Josep Maria Margarit Taulé 
June 2008 103 
 
Figure 6.8 Physical layout of a first-generation DPS cell, showing connections (top) and basic blocks 
(bottom) 
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Figure 6.9 Microscope photography and detail of the 16x16 DPS FPA for post-processing 
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Figure 6.10 1st-generation DPS FPA layout and pin-out 
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6.2.3. Generation 2: Towards the Modular Hybrid Approach 
The second generation is the last DPS version integrated up to now. This novel 
pixel approach is conceived to construct the Modular Hybrid FPA described in Section 
 4.1.2.  In this sense, all the design rules related to both CMOS module, MCM packaging 
technologies has been compiled as summarized in Figure 6.14(top). Considering a dice 
saw tolerance of about 35μm, combined with a minimum pick-and-place inter-module 
space of 50μm, a resulting 2x70μm spatial loss in the CMOS layer is obtained for two 
adjacent module edges. 
 
In view of the desired lossless image-acquisition FPA, the estimated 140μm 
must be recovered through MCM rerouting and a non-uniform DPS CMOS cells 
distribution, with an equivalent pitch slightly minor to the IR detector boundaries of 
Figure 6.13. This solution is depicted in Figure 6.14(bottom). 
 
The active pixel has been redesigned in order to reduce Si size on the new cell. 
The CMOS circuits have not suffered functional changes (see Figure 6.11), and can also 
be operated using the same procedure as first generation (Figure 6.5, Figure 6.6). Main 
changes have been devoted to redistribute the elements of the previous generation, in 
order to save unnecessary area. The D/A converter layout has also been compacted, and 
is multiplexed for both Idark and Vth programming, with the aim of control, respectively, 
the offset and the gain of every DPS cell. As a result, the pixel is scaled from 
200μmx200μm to the final 130μmx130μm area of Figure 6.12. 
      
The first ROIC MH-FPA samples have been already assembled. Pitch is selected 
to be 135μmx135μm, with a margin of 5μm per pixel, according to Figure 6.12, so as to 
dispose the loosen 140μm inter-ROIC-module gap (see Figure 6.14). Every module has, 
as well, 32x32 pixels, with a resulting matrix dimensions close to the 16x16 pixels of 
first generation. However, the rows are now alternatively oriented to the left-right and 
right-left ways to provide simpler serial external connection. An additional 20μm 
bumping pad has also been included, in each pixel, to provide connectivity from the 
external MCM substrate to the ROIC. The resulting module is shown in Figure 6.15.  
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Figure 6.11 2nd generation DPS global scheme 
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Figure 6.12 Physical layout of a 2nd-generation DPS cell. Metal-4 power lines (top) and metal-3 
digital I/O, basic blocks (bottom) 
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Figure 6.13 Au layer layout for the 135μm x 135μm  IR sensor boundaries and  Al via (∅20μm) for 2nd-
generation DPS. All dimensions are in μm.  
 
 
Figure 6.14 2nd-generation DPS design rules (top) and FPA packaging specs (bottom) 
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Figure 6.15 Microscope photography and detail of the modular 32x32 DPS matrix for hybridization 
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6.3. Electrical Characterization 
Once physical design of every single DPS generation is done, it is necessary to 
perform electrical and optical characterization in order to obtain experimental results as 
a reliability check. Future work will depend on the real statistics acquired from the tests 
especially conceived for this purpose. 
 
6.3.1.  Test Vehicle IC 
With the objective to characterize all the existing generations, the integrated test 
vehicle circuit scheme includes IR detector current internal emulation and 
single/matricial DPS testing. The PbSe sensor current (Isens) is generated through 
integrated NMOSFETs. Designed with a long aspect ratio, these devices drain in the 
strong inversion, conduction region of operation. Specifically: 
 
 
10
0.1
100
W m W
l m L
= μ ⎫⎛ ⎞ =⎬⎜ ⎟= μ ⎝ ⎠⎭  (6.1) 
 
The assigned dimensions yield to good linearity in the μA region, and 
transconductance corner values among 1-2 nA/mV. All the sources are polarized to an 
external voltage  according to 100comV = − mV Figure 6.16(top), so both leakage current 
and latch-up effects will be depreciable. Moreover, avoiding external connections to the 
DPS input, the issue of wire-bonding parasitic capacitance is prevented. The gate 
control (Vctrl) of each NMOS device generate a wide range of equivalent IR radiation 
levels, as depicted in the experimental results of Figure 6.17. 
 
Using the emulation strategy described above, every generation test vehicle is 
made including an isolated DPS cell and a small matrix of pixels. In order to minimize 
the amount of output pads, IR emulation control is joined in two possible values (VctrlA, 
VctrlB), of which copy of each one of both values is generated (IrefA, IrefB) for external 
characterization. Since both Isens values are distributed alternatively, it is possible to 
obtain a high-contrast, chess-board luminance pattern for adjacent crosstalk test 
purposes. 
 
6.3.2. Test Methodology 
The experimental test bench (Figure 6.18) is mainly composed of the logic 
analyzer Tektronix TLA720, which is in charge to generate any DPS I/O 
communication protocol. The Keithley 6487 picoammeter/voltage source controls and 
senses the emulated input current, while the HP 8904A multifunction synthesizer fixes 
any other required stable analog reference. All the instrumentation is automatically 
controlled through a laptop computer powered by LabView software. 
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Figure 6.16 IR sensor emulator basic scheme (top) and matrix distribution (bottom) 
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Figure 6.17 NMOS IR detector emulator sensitivity (top) and absolute levels (bottom) obtained 
from experimental data (dashed lines stand for the simulated technological window).  
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With the described instrumentation, and applying the protocols described in 
Figure 6.2 (zero-generation) and Figure 6.5 (1st/2nd-generations), a general test pattern is 
proposed: 
 
1. Characterization of the IR detector emulation devices. 
 
2. Effective current – digital output code transfer function measure of each 
DPS. 
 
3. Analog memory retention study 
 
4. Individual gain/offset programmability analysis. 
 
5. Crosstalk test inside the matrix. 
 
 
 
Figure 6.18 Simplified scheme of the DuT electrical testbench 
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IR Detector Emulation 
In order to control in-pixel IR equivalent excitation the detector emulation 
devices must be characterized. For this purpose, I/V device functions are obtained 
previously to any other analysis. As shown in Figure 6.17, both tuning margin and 
control sensitivity are close to the expected results obtained by electrical simulation, and 
do not depend on DPS generation. The acquired data is used in look-up tables for 
automatic adjustment of both dark current (Idark) and effective current (Ieff) during the 
test. 
 
Transfer Curve 
This is the core basic test, as it characterizes the main function of the internal 
DPS processing. Using the related IR detector emulators, an equivalent input current 
sweep is executed for a fixed Idark and Vth levels. Considering Vctrl as the superposition 
of an AC over a DC, offset component, and fixing the alternate component during 
acquisition, it is possible to cyclically generate a large variety of Isens values in order to 
perform the required analysis. Figure 6.19(top) exemplifies a transfer curve data 
characterization, where the initial calibration cycle is followed by a succession of N 
acquisition cycles, depending on the desired extracted curve resolution (normally 
N=100). The output code is read and post-processed using Matlab software. 
 
Analog Memory Retention 
This test is intended to evaluate internal DPS analog memory degradation, for a 
particular Idark calibration value and a programmed Vth level. An indirect measure of this 
effect is performed if digital read-out variations are acquired for a fixed Isens.(i.e. static 
programming of the IR emulation device). Under the referred conditions:    
 
 dark effout
th
I I
b
V
−Δ ≡⎧Δ ∝ ⎨ −Δ⎩
 (6.2) 
 
Taking into account that analog integration is only valid for positive Ieff values, it 
is necessary to set up a high enough initial Isens value in order detect positive variations 
of Idark. Based on this idea, the test procedure of Figure 6.19(bottom) consists of an 
initial calibration phase, executed with Isens=Idark, and continued by several standard 
acquisition cycles for a known IR emulator current Isens=Idark+Ieff during an undefined 
time.   
 
Individual Programmability 
This test stage is devoted to digital, individual offset and/or gain programming. 
In this sense, the transfer curve characterization sweep is repeated for every desired 
code. A larger Vth will lead to higher function slope, whereas the larger the programmed 
Idark code, the less dark current will flow through the PMOS devices of Figure 5.4(top), 
so the higher the necessary Isens to start integration event counting. 
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Figure 6.19 Transfer function (top) and analog memory (bottom) characterization scheme 
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Crosstalk 
The remaining test aims to measure coupling effects between adjacent pixels. 
For such a purpose, one of the IR emulation Vctrl is set to full-scale, while he rest of the 
DPSs receive null excitation. The latter are monitored to detect any induced event, 
either due to spatial proximity or temporal immediacy in the I/O protocol. 
 
6.3.3. Generation O: Opening Results 
Once first prototype samples were produced, the received samples were 
submitted to test.  Results proved general architectural feasibility, as well as some weak 
points susceptible to be improved. An example is Idark auto-calibration, which behaves 
with a retention time of about 1 second (Figure 6.20(top)) mostly produced by the 
discharge of M6 (i.e. Cdark) through subthreshold conduction or parasitic PN junctions 
due to switching coupling produced on successive ADC integrator resets, as shown in 
Figure 6.20(bottom). 
 
Referring to transfer function and gain programming, effective programming is 
confirmed but a curve compression phenomenon is also observed, as depicted in Figure 
6.21. Exhaustive electrical simulations point to parasitic coupling from comparator to 
Vth analog memory, which results in progressive increase of the threshold voltage, and 
so a reduction of the generated density of pulses counted by the digital integrator. The 
regenerative comparator of Figure 6.1(bottom), suffer also of unexpected meta-states 
which reduce spike width below the minimum noticeable duration for digital 
integration. Crosstalk is revealed to be inappreciable. 
 
Experimentation results are summarized in Table 6.6. Conclusions are the 
following: 
 
? IR detector emulation is proved to be feasible. 
 
? Functional architecture seemed to be optimum in order to integrate a fully 
digital APS with inner FPN compensation. 
 
? Cells library needs further revision at CMOS level in order to overcome the 
drawbacks described in Table 6.6.  
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Figure 6.20 Experimental measures of Idark memory retention (top) and possible sources illustration 
(bottom), for Idark=1uA and Ieff=0.5uA.  
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Figure 6.21 Example of transfer function and individual gain control over a zero-generation cell, with 
Idark=1μA and multiple Vth values 
 
DPS function Comments 
Self-biasing generation ?   Correct. 
Input capacitance compensation ?   Correct. 
Offset cancellation 
?   Appropriate resolution (~1nA). 
×  Low retention time (~1000ms/LSB): 
Frequent calibration is needed. 
Analog integration 
?   CTIA function performs correctly. 
×   Slow reset: switching scheme must be 
redesigned. 
Pulse generation 
?   Threshold comparison is correct. 
×  Coupling to the DAC: Larger DAC 
capacitances, minimum comparator 
dimensions must be used. 
×   Slow transitions, event loosing: Spike 
generation circuit must be redefined.   
Digital integration ?   Correct. 
Individual gain programming ?   Correct. 
Digital communication interface ?   Correct. 
Table 6.6 Zero-generation test results summary 
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6.3.4. Generation 1 & 2: Electrical Performance 
An exhaustive characterization is applied to 7 1st-generation and 10 2nd-
generation tiny 3x16 FPA test samples (i.e. Figure 6.22). A total amount of roughly 800 
DPS have been tested, yielding to an extensive statistical results study. Considering that 
both generations share general architecture, it is understandable that experimental 
results look quite similar. Therefore, a unique test report has been generated for the 
enhanced, fully tunable, current DPS design. 
 
The transfer curve current sweep is repeated for different Idark and Vth 
programming codes in order to get comparative results. A qualitative pattern of the 
obtained results is shown in Figure 6.24. A closer look to the large number of obtained 
graphs reveals that not only linearity, but also the offset control and its related 
equivalent gain are satisfactory for the desired FPA final applications. If desired, wider 
Idark programming range would be achieved in cons of lower compensation resolution 
(e.g. 0.1μA-5μA). 
 
Belonging analog memory degradation, this effect is evaluated for dark current 
and event threshold internal charge storing. In this sense, repetitive read-outs are 
performed for both variables. Figure 6.25 shows experimental data, with a retention 
time higher than the required acquisition period, reflecting the validity of the alternate 
programming scheme. 
 
Based on the huge number of acquired transfer curves (>8000!), a statistical 
analysis is done considering offset (Ioff) and gain (G) as the equivalent characteristic 
parameters. Thus, all the obtained DPS transfer curves have been compared for a fixed 
Idark and Vth. The obtained results are depicted in Figure 6.27 and Figure 6.26, 
respectively. It must be considered in this point that Ioff and G variations are not caused 
by DAC Idark and Vth programming, but by the existing inter-pixel mismatching present 
all over the DPS cell. 
 
Input offset scattering is probably caused by threshold voltage (VTOP) and 
current factor (ΔβP) variations in the PMOSFETs employed for Idark generation. 
Applying Pelgrom’s law to technological mismatching: 
 
 ( )
2
14.5 0.54
717
TOPV
TOP
A mV mV m
WL m
μσ Δ = = μ  V  (6.3) 
 
2
/ 1.0% 0.04%
717
P P P
P
m
WL m
⎛ ⎞Δβ Δβ β μσ = =⎜ ⎟β μ⎝ ⎠
  (6.4) 
 
Depending on saturation region: 
 
 ( )strong inversion :  : weak inversionoff TOPP
P off t
I V
I nU
⎛ ⎞Δ σ Δ⎛ ⎞Δβσ < σ <⎜ ⎟⎜ ⎟ ⎜ ⎟β⎝ ⎠ ⎝ ⎠
 (6.5) 
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Hence, it is expected: 
 
 0.04% 1.66%off
off
I
I
⎛ ⎞Δ< σ <⎜ ⎟⎜ ⎟⎝ ⎠
 (6.6) 
 
Unfortunately, this estimation is only valid for adjacent device pairs, so too 
optimistic for a pitch higher than 100μm. 
 
Gain differences may be probably produced by local mismatching in the 
differential pair of the NMOS (VTON) comparator depicted in Figure 5.10 and, in lesser 
extent, by divergences between pixel integration capacitances. Applying the mismatch 
model used above: 
 
 ( )
2
9.5 25.4
0.14
TONV
TON
A mV mV m
WL m
μσ Δ = = μ  V  (6.7) 
 
2
/ 0.45% 0.02%
576
int C
int
C A C m
C WL m
⎛ ⎞Δ μσ = =⎜ ⎟ μ⎝ ⎠
  (6.8) 
 
And: 
 
 2 2 25.4 1.54%
3.3 / 2
TON int TON
th int th
V C VG m
G V C V V
⎛ ⎞ ⎛ ⎞ ⎛ ⎞Δ Δ ΔΔ⎛ ⎞σ = σ +σ σ ≡ =⎜ ⎟ ⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠
 V  (6.9) 
 
Results of both Figure 6.26 and Figure 6.27 reflect expected larger Ioff and G 
distribution apertures, of which effects can be fully compensated by means of the 
corresponding Idark and Vth external calibration. Are just these last measures that reveal 
the necessity of both dark current and event threshold digital FPN tuning. 
 
Finally, as observed in previous generation, crosstalk tests don’t detect coupling 
disturbances in anyone of the numerous characterized pixels, so DPS is confirmed to be 
the proper design strategy in front of the traditional, analog APS. New DPS 
architectures exhibit satisfactory performance. 
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Figure 6.22 Layout and microscope photography of the 1st-generation test vehicle 
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Figure 6.23 FPA electrical testbench (bottom). LabView interface front panel for zero-
generation characterization (top-left) and 1st/2nd-generation read-out (top-right) captures. 
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Figure 6.24 Experimental DPS transfer curve for different individual offset (top) and gain (bottom) 
digital tuning codes. 
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Figure 6.25 Experimental results of Idark (top) and Vth (bottom) memory leakage rates inside the 
DPS. 
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Figure 6.26 Experimental gain deviations for Idark=’1000000000’, and a six Vth tuning-code 
sweep. 
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Figure 6.27 Experimental Ioff deviations for Vth =’1000000000’, and a six Idark tuning-code 
sweep. 
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6.4. Optical Characterization 
Not only electrical but also IR optical characterization will be applied to FPAs. 
In this sense, some 1st-generation samples have been sent to the customer for PbSe post-
processing and experimental validation. As shown in Figure 6.28, the optical test system 
is mainly composed by a chopped IR emitter of which infrared radiation is focalized 
directly to the ROIC. Digital communication is established through a probe-station and 
controlled by an external FPGA, whereas read-out is finally processed by way of 
LabView software. 
 
Preliminary results depicted in Figure 6.29 confirm technological compatibility 
between the detector and the CMOS technologies, and a flat, quick response beyond the 
2000 fps, in front of the hardly 100 fps that bolometers are able to manage. 
 
 
 
 
 
Figure 6.28 IR FPA optical measurement system 
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Figure 6.29 Preliminary IR optical characterization results 
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Chapter 7                                     
 Conclusions 
This last chapter can be understood as a summary of all the new experience 
acquired by this work, where the generated know-how and design results are briefly 
exposed from the academic and applied points of view. Furthermore, future work tasks 
are also proposed in order to expand this research area in terms of general architecture 
development, circuit design improvement and hybridization processing and evaluation. 
 
7.1. Results 
The semiconductor market is on increasing demand for fast IR imaging in key 
application fields like automotive, medical, scientific and strategic equipments. This 
master thesis addresses IR system design issues obtaining specific results in three main 
fields: IR sensor modeling, FPA module technology, architecture definition, and full-
custom DPS cell design. 
 
Since the research activity started, an SPICE electrical PbSe detector model has 
been created which includes both all main characteristics and non-idealities of the 
sensor. The equivalent circuit is proposed for general system simulation, and contains 
direct-tuning detector variables according to supplier physical characterization. 
 
The overall FPA structure is chosen to be implemented using both compact-
monolithic and new in-house modular-hybrid technologies. Whereas the modular 
approach was initially presented in [PFC05] as the selected FPA construction 
methodology, monolithic focal planes are here introduced as an interesting alternative in 
order to obtain in-progress results previously to MCM technology availability. On the 
other hand, ROIC architecture strategies have been carefully evaluated and functionally 
tested through Matlab software routines; as a result, a fully-digital interface, 
synchronous, pulse density modulation scheme with in-pixel A/D conversion is applied. 
 
Referring to the APS, a novel low-power and completely programmable CMOS 
digital active pixel sensor has been developed for uncooled IR fast imaging, using 
MOSFET sub-threshold design techniques. The circuit proposals include several CMOS 
topologies for all the basic building blocks: input capacitance and dark current 
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compensation, integrating A/D conversion, digital I/O interface and self-biasing, all 
inside the DPS cell. Furthermore, full FPN compensation is supplied in this design by 
adding independent digital tuning of both offset and gain for each individual DPS 
circuit without any reduction in the read-out speed.  
 
In [PFC05] a general ROIC, DPS architecture and concept feasibility through a 
dummy DPS prototype was introduced; the long-term post-PFC design activity is 
centered on the development of effective CMOS realizations, yielding to new 
topologies, like the lossless PDM scheme exposed in Section  5.3.  or the novel external 
tuning mechanism for dark current compensation, and extensive CMOS improvement of 
the functional blocks. As a result, three compact physical DPS generations are presented 
for IR PbSe detector post-processing and bump-bonding, in order to obtain practical 
results, at system level and for real applications. Both designs have been integrated in 
standard 0.35um 2-PoliSi 4-metal CMOS technology, and exhaustive experimental data 
has been acquired from electrical measurements applied to specific test vehicles, 
proving the validity of the proposed DPS design. The obtained DPS design performance 
is summarized in Table 7.1. 
 
Description Value Units 
Maximum input capacitance 15 pF 
Crosstalk <0.5 LSB 
Dark current retention time >2 s 
Dark current deviation 10-15 % 
Gain retention time >2 s 
Gain deviation 5-10 % 
Static power consumption <1 µW 
Biasing deviations (
±σ
) 
±
15 % 
Read-out resolution 10 bit 
Table 7.1 DPS circuit performance 
 
Complementary research has been performed in order to integrate monolithic, 
16x16 pixel and hybrid, 32x32 pixel ROICs. Several samples have been already 
received, being prepared for PbSe post-processing or hybrid packaging. Preliminary 
optical characterization results from the compact-monolithic imager show a fast 
response of the system, which is able to operate at speeds as high as 2kfps. 
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7.2. Dissemination 
Along the work reported in this document several publications and patents have 
been presented, which are summarized in the next points. 
 
7.2.1. Work Related Papers 
Already Published 
G. Vergara et al. 
Monolithic Uncooled IR Detectors of Polycrystalline PbSe: a Real Alternative. 
Proceedings of SPIE, Infrared Technology and Applications XXXIII, vol. 6542, 2007. 
 
In this work, the first monolithic device Vapor Phase Deposition PbSe is 
presented, which uses the 1st DPS generation in order to integrate a 16x16 monolithic 
200µm-pitch FPA. As a result, detector suitability for low-cost, fast MWIR imaging is 
confirmed, leading to frame rates higher than 1000 fps.  
 
 
F. Serra-Graells, J.M. Margarit, Ll. Terés. 
A Self-Biased and FPN-Compensated Digital APS for Hybrid CMOS Imagers. 
Proceedings of IEEE International Symposium on Circuits and Systems, pp. 2850-2853, 
2007. 
 
This paper presents a new low-power and compact (100µm × 100µm) DPS 
prototype for hybrid CMOS imagers, including built-in dark current and input 
capacitance compensation, A/D conversion and a purely digital I/O interface, all at pixel 
level. Furthermore, full FPN compensation and AGC capabilities are also supplied by 
digitally pre-programming the individual sensitivity of each pixel during the read-out 
phase without any speed reduction. 
 
 
J.M. Margarit, J. Sabadell, Ll. Terés, F. Serra-Graells. 
A Novel DPS Integrator for Fast CMOS Imagers. 
Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1632-1635, 
2008. 
 
A novel DPS integrator scheme for fast CMOS imagers is presented, which 
combines the advantages of analog APS and DPS circuits. The reset-insensitive 
integrator proposal improves the linearity of the ADC curve, while it allows both low-
power consumption for the active blocks and low-voltage operation for the switching 
devices even at high frame rates. In this sense, a comparative study is presented in 
0.18µm 1-poly 6-metal 1.8V CMOS technology to demonstrate the advantages of this 
novel solution. 
 
 
J.M. Margarit, Ll. Terés, F. Serra-Graells. 
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A Sub-µW Fully Programmable CMOS DPS for Uncooled Infrared Fast Imaging. 
Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1424-1427, 
2008. 
IEEE CAS Sensory Systems Technical Committee’s 2008 Best Paper Award.  
 
This paper presents a new low-power and fully programmable digital CMOS 
active pixel sensor for uncooled and fast IR imagers. In fact, this work is an important 
design improvement over the previous paper “A Self-Biased and FPN-Compensated 
Digital APS for Hybrid CMOS Imagers”, reporting in this case exhaustive experimental 
results for two circuit implementations in 0.35µm 2polySi 4-metal technology from 
AMS: the monolithic, 1st generation realization for PbSe post-processing, and the 
hybrid, 2nd generation DPS for bump bonding.   
 
Already Submitted 
J.M. Margarit, Ll. Terés, F. Serra-Graells. 
A Sub-1µW Fully Programmable CMOS DPS for Uncooled Infrared Fast Imaging. 
Conference on Design of Circuits and Integrated Systems 2008. 
 
J.M. Margarit, Ll. Terés, F. Serra-Graells. 
A Sub-µW Fully Tunable CMOS DPS for Uncooled Infrared Fast Imaging. 
IEEE Transactions on Circuits and Systems I. 
 
7.2.2. Work Related Patents 
Pending 
ES2289878 M. Bigas, E. Cabruja, M. Lozano, F. Serra-Graells, Ll. Terés. 
Dispositivo Híbrido Modular para la Lectura de Matrices de 
Sensores de Imagen. 
Oficina Española de Patentes y Marcas, July 2005. 
 
This invention is referred to FPA ROICs, introducing a new 
hybrid packaging strategy, which consists on a read-out array 
implementation, through identical and interchangeable ICs, with a total 
dimension identical to which of the equivalent FPA. The invention also 
presents a hybrid connection scheme in order to provide fully 
independence between the physical sensor and the ROIC technology. As 
a result, this patent proposal introduces a novel cost reduction, 
performance enhancement alternative for the read-out array, improving 
technology compatibility between both sensor and circuits and increasing 
flexibility when scaling the FPA. 
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P200801428 F. Serra-Graells, J.M. Margarit, Ll. Terés. 
Circuito Integrado para la Lectura Digital de Sensores de Imagen de 
Alta Velocidad. 
  Oficina Española de Patentes y Marcas, May 2008. 
 
This patent proposal is referred to ROIC imager arrays, 
introducing a new Pulse Density Modulation topology, as part of the DPS 
A/D converter, which attenuates signal losses when resetting the analog 
integrator. Furthermore, CDS noise cancellation is supplied in this 
invention through the same mechanism. In front of actual state-of-the-art 
schemes, this proposal presents the advantage of reducing power 
consumption with no resolution costs. 
  
7.3. Future Work 
The further short-term research activities are focused on the layout mask and 
physical implementation of the modular hybrid approach. In this sense, the global ROIC 
interconnection scheme is being created, which will distribute both power and control 
lines along the FPA. Once this layer will be ready, first bumping essays will start in 
order to adjust the focal plane hybridization process. As a result, a first complete MH 
(Modular-Hybrid) prototype will be available for characterization, leading to 
preliminary monolithic-hybrid comparative results. 
 
On the other hand, mid-, long-term design efforts will be especially centered on 
the third DPS generation: a new compact cell architecture based on asynchronous 
Addressed-Event Representation (AER) as introduced in Section  4.2.2. in order to scale 
down the pixel pitch. This new design strategy is also intended to include the lossless 
integration scheme presented in Figure 5.8 so to improve image acquisition linearity. 
All the advances will come with further electrical and optical characterization to 
validate the expected performance, and will be compiled in a future PhD dissertation. 
  
 
Josep Maria Margarit Taulé 
June 2008 
137 
LOW-POWER CMOS CIRCUIT DESIGN 
FOR FAST INFRARED IMAGERS 
  
 
Bibliography 
[AMS03] AMS CMOS Technology Documentation, “0.35µm CMOS C35 
Matching Parameters”. ENG-228, rev.1.0, March 2003. 
 
[CUL03a] E. Culurciello, A.G. Andreou, “A Comparative Study of Access 
Topologies for Chip-Level Address-Event Communication Channels”. 
IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1266-1277, 
September 2003. 
 
[CHI07] Y.M. Chi et al., “CMOS Camera With In-Pixel Temporal Change 
Detection and ADC”, IEEE Journal of Solid State Circuits, vol. 42, no. 
10, pp. 2187-2196, October 2007.  
 
[COS07] J. Costas-Santos, T. Serrano-Gotarredona, R. Serrano-Gotarredona,  B. 
Linares-Barranco, “A Spatial Contrast Retina With On-Chip Calibration 
for Neuromorphic Spike-Based AER Vision Systems” IEEE Transaction 
on Circuits and Systems-I, vol. 54, no. 7, pp. 1444-1458, July 2007. 
 
[CUL03b] E. Culurciello, R. Etienne-Cummings, K.A. Boahen, “A Biomorphic 
Digital Image Sensor”. IEEE Journal of Solid-State Circuits, vol. 38, nº 
2, pp. 281-294, February 2003. 
 
[CUL04] E. Culurciello, R. Etienne-Cummings, “Second Generation of High 
Dynamic Range, Arbitrated Digital Imager”. Proceedings of IEEE 
International Symposium on Circuits and Systems, vol. 4, pp. 828-831, 
2004. 
 
[DEL94] T. Delbruck, C.A. Mead, “Adaptive Photoreceptor with Wide Dynamic 
Range”. Proceedings of IEEE International Symposium on Circuits and 
Systems, vol. 4, pp. 339-342, 2004. 
 
[DEL04] T. Delbruck, D. Oberhoff, “Self-Biasing Low Power Adaptive 
Photoreceptor”. Proceedings of IEEE International Symposium on 
Circuits and Systems, vol. 4, pp. 844-847, 2004. 
 
[DIE03] J. Diezhandino et al., “Monolithic Integration of Spectrally Selective 
Uncooled Lead Selenide Detectors for Low Cost Applications”. Applied 
Physics Letters, vol. 83,no. 14, pp. 2751-2753, October 2003. 
 
 telecom
BCN
 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS BIBLIOGRAPHY 
 
 
 
138 
Josep Maria Margarit Taulé 
June 2008 
 
[EIC89] C. Eichenberger, W. Guggenbühl, “Dummy Transistor Compensation of 
Analog MOS Switches”. IEEE Journal of Solid-State Circuits, vol. 24, nº 
4, pp. 1143-1146, August 1989. 
 
[EKV95] C.C. Enz, F. Krummenacker, E.A. Vittoz, “An Analytical MOS 
Transistor Model Valid in All Regions of Operation and Dedicated to 
Low-Voltage and Low-Current applications”. Journal of Analog 
Integrated Circuits and Signal processing, Kluwer Academic Publisher, 
vol.8, nº 1, pp. 83-114, 1995. 
 
[FIS06] A. Fish, S. Hamami, O. Yadid-Pecht, “CMOS Image Sensors with Self-
Powered Generation Capability”. IEEE Transactions on Circuits and 
Systems-II, vol. 53, no. 11, pp. 1210-1214, November 2006.  
 
[GXU05] G. Xu, J. Yuan, “Performance Analysis of General Charge Sampling”. 
Transactions on Circuits and Systems, vol. 52, no. 2, pp. 107-111, 
February 2005. 
 
[HAN06] S.W. Han, E. Yon, “Area-Efficient Correlated Double Sampling Scheme 
with Single Sampling Capacitor for CMOS Image Sensors”. IEE 
Electronic Letters, vol. 42, no. 6, pp. 35-337, March 2006 
 
[HSI97] C. Hsieh, C. Wu, F. Jih, T. Sun “Focal-Plane-Array and CMOS Readout 
Techniques of Infrared Imaging Systems”. Transactions on Circuits and 
Systems for Video Technology, vol. 7, no. 4, pp. 594-605, August 1997. 
 
[ILR01] L.G. McIlrath, “A Low-Power Low-Noise Ultrawide-Dynamic-range 
CMOS Imager with Pixel-Parallel A/D Conversion”. IEEE Journal of 
Solid State Circuits, vol. 36, no. 5, pp.846-853, May 2001. 
 
[KAN80] R.J. Kansy, “Response of a correlated double sampling circuit to 1/f 
noise”. IEEE Journal of Solid State Circuits, vol. 15, pp. 373-375, 1980. 
 
[LIC08] P. Lichtsteiner, C. Posch, T. Delbruck, “A 128x128 120dB 15µs Latency 
Asynchronous Temporal Contrast Vision Sensor”. IEEE Journal of Solid 
State Circuits, vol. 43, no. 2, pp. 566-576, February 2008. 
 
[LOC87] A. Lockwood, W. Parrish, “Predicted performance of indium antimonide 
focal plane arrays”, Opt. Engineering, vol. 26, no. 3, pp. 228-231, 1987. 
 
[LOO03] M. Loose, M.C. Farris, J.D. Garnett, D. N. B. Hall, L. J. Kozlowski, 
“HAWAII-2RG: a 2k x 2k CMOS multiplexer for low and high 
background astronomy applications”. Proceedings of Society of Photo-
Optical Instrumentation Engineers, vol. 4850, pp.867-879, 2003. 
 
[LUO06] Q. Luo, J.G. Harris, Z.J. Chen , “A time-to-first spike CMOS image 
sensor with coarse temporal sampling”. Springer’s Analog Integrated 
Circuits and Signal Processing, April 2006. 
BIBLIOGRAPHY 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
 
telecom
BCN
 
 
 
Josep Maria Margarit Taulé 
June 2008 
139 
 
 
 
[MAD04] J. Madrenas, “Disseny Microelectrònic II: Apunts de l’assignatura”. 
Enginyeria Electrònica, Spring semester 04-05. 
 
[MAR08a] J.M. Margarit, Ll. Terés, F. Serra-Graells. “A Sub-µW Fully 
Programmable CMOS DPS for Uncooled Infrared Fast Imaging”. 
Proceedings of IEEE International Symposium on Circuits and Systems, 
pp. 1424-1427, 2008. 
 
[MCI01] L.G.. McIlrath, “A Low-Power Low-Noise Ultrawide-Dynamic-Range 
CMOS Imager with Pixel-Parallel A/D Conversion”. IEEE Journal of 
Solid State Circuits, vol. 36, no. 5, May 2001.  
 
[PAT04] F. Serra-Graells, B. Misischi, Ll. Terés, “Circuito Integrado para la 
Lectura de Matrices de Visión”. Oficina Española de Patentes y Marcas, 
ES2254019, CSIC, November 2004. 
 
[PAT05] M. Bigas, E. Cabruja, M. Lozano, F. Serra-Graells, Ll. Terés, 
“Dispositivo Híbrido Modular para la Lectura de Matrices de Sensores de 
Imagen”. Oficina Española de Patentes y Marcas (Pending acceptance),  
ES2289878, CSIC, July 2005. 
 
[PAT08] F. Serra-Graells, J.M. Margarit, Ll. Terés. “Circuito Integrado para la 
Lectura Digital de Sensores de Imagen de Alta Velocidad”. Oficina 
Española de Patentes y Marcas (Pending acceptance), P200801428, 
CSIC, May 2008. 
 
[PEL89] M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, “Matching 
Properties of MOS transistors”. IEEE Journal of Solid State Circuits, vol. 
25, no. 5, pp. 1433-1440, October 1989. 
 
[PFC05] J.M. Margarit, “Tècniques de Disseny CMOS per a Sistemes de Visió 
Híbrids de Pla Focal Modular”. Electronics Engineering Final Project, 
October 2005.   
 
[RAP67] A.K. Rapp, L.P. Wennick, H. Borkan, K.R. Keller, “Complementary-
MOS Integrated Binary Counter”. International Solid-State Circuits 
Conference, ses. 5, pp 52-53, February 1967. 
 
[MAR08b] J.M. Margarit, J. Sabadell, Ll. Terés, F. Serra-Graells, “A Novel DPS 
Integrator for Fast CMOS Imagers”. Proceedings of IEEE International 
Symposium on Circuits and Systems, pp. 1632-1635, 2008. 
 
[SER03] F. Serra-Graells, “Sub-1V CMOS Proportional-To-Absolute-
Temperature References”. IEEE Journal of Solid-State Circuits, vol. 38, 
no. 1, pp. 84-88, January 2003. 
 
 telecom
BCN
 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS BIBLIOGRAPHY 
 
 
 
140 
Josep Maria Margarit Taulé 
June 2008 
 
[SER04] F. Serra-Graells, A. Rueda, J.L. Huertas, “Low Voltage CMOS Log 
Companding Analog Design”. Kluwer Academic Publishers, 2003. 
 
[SER07] F. Serra-Graells, J.M. Margarit, Ll. Terés, “A Self-Biased and FPN-
Compensated Digital APS for Hybrid CMOS Imagers”. Proceedings of 
IEEE International Symposium on Circuits and Systems, pp. 2850-2853, 
2007. 
 
[SHE84] B. J. Sheu, C. Hu, “Switch-Induced Error Voltage on a Switched 
Capacitor”. IEEE Journal of Solid-State Circuits, vol. sc-19, no. 4, pp. 
519-525, August 1984. 
 
[SHI04] Y.C. Shih, C.Y.Wu, “A new CMOS Pixel Structure for Low-Dark-
Current and Large-Array-Size Still Imager Applications”. IEEE 
Transactions on Circuits and Systems I, vol. 54, no. 1, pp. 26-34, January 
2007. 
 
[SHO06] C. Shoushun, A. Bermak, “A second generation time-to-first-spike pixel 
with asynchronous self power-off”, Proceedings of IEEE International 
Symposium on Circuits and Systems, vol. 6, pp. 2289-2292, 2006. 
 
[SPI05] H. Spieler, “Semiconductor Detector Systems”. Oxford Science 
Publications, 2005. 
 
[TAN04] M. Tänzer, A. Graupner, R. Schüffny, “Design and Evaluation of 
Current-Mode Image Sensors in CMOS-Technology”. IEEE 
Transactions on Circuits and Systems II, vol. 51, no. 10, pp. 566-570, 
October 2004. 
 
[TOR03] M.C. Torquemada, et al., “Polycrystalline PbSe x-y addressed uncooled 
FPAs”. Proceedings of Society of Photo-Optical Instrumentation 
Engineers, vol. 5074, pp. 592-599, 2003. 
 
[VER07] G. Vergara et al., “Monolithic Uncooled IR Detectors of Polycrystalline 
PbSe: a Real Alternative”. Proceedings of SPIE, Infrared Technology 
and Applications XXXIII, vol. 6542, 2007. 
 
[YAD04] O. Yadid-Pecht, R. Etienne-Cummings, “CMOS Imagers: From 
Phototransduction to Image Processing”. Kluwer Academic Publishers, 
2004. 
 
[YOU92] E.T Young el al. “Far-Infrared focal plane development for SIRT”. 
Proceedings of SPIE, Infrared Readout Electronics, vol. 1684, pp. 63-74, 
April 1992.  
 
[YUN05] Y. Yung, A. Bermak, “A PWM DPS with Pixel-Level reconfigurable 
4/8-bit Counter/SRAM”. Proceedings of IEEE International Symposium 
on Circuits and Systems, vol. 2, pp. 1754-1757, 2005. 
BIBLIOGRAPHY 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS 
 
telecom
BCN
 
 
 
Josep Maria Margarit Taulé 
June 2008 
141 
 
 
 
[XEN05] Xenics Web Page (www.xenics.com), Infrared Technology 
Documentation. 
  
 
Josep Maria Margarit Taulé 
June 2008 
143 
LOW-POWER CMOS CIRCUIT DESIGN 
FOR FAST INFRARED IMAGERS 
  
 
Annex: Schematics 
 
 telecom
BCN
 
LOW-POWER CMOS CIRCUIT DESIGN FOR FAST 
INFRARED IMAGERS ANNEX: SCHEMATICS 
 
 
 
144 
Josep Maria Margarit Taulé 
June 2008 
 
 
 
 
 
Figure B.1 Common 0, 1st, 2nd generation DPS 10th bit configurable register schematic. 
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Figure B.2 Common 0, 1st, 2nd generation DPS standard 1-bit configurable register schematic. 
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Figure B.3 Common 0, 1st, 2nd generation 10-bit configurable register schematic. 
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Figure B.4 0 generation switched-capacitance D/A converter schematic. 
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Figure B.5 0 generation DPS analog block schematic.  
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Figure B.6 0 generation DPS full schematic. 
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Figure B.7 0 generation test vehicle schematic. 
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Figure B.8 1st generation DPS switched-capacitance D/A converter schematic for Idark programming. 
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Figure B.9 1st generation DPS switched-capacitance D/A converter schematic for Vth programming. 
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Figure B. 10 1st generation DPS analog block schematic. 
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Figure B.11 1st generation DPS full schematic. 
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Figure B.12 1st generation DPS test vehicle schematic. 
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Figure B.13 1st generation DPS 16x16 pix. CM FPA schenatic. 
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Figure B.14 2nd generation DPS multiplexed D/A converter schematic. 
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Figure B.15 2nd generation DPS analog block schematic. 
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Figure B.16 2nd generation DPS full schematic. 
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Figure B. 17 2nd generation DPS 32x32 pix. MH FPA schematic. 
